

INTEGRATED CIRCUIT DATA SHEET

IRIS304

**TD-SCDMA/HSPA and GSM/GPRS/EDGE
RF Transceiver for User Equipment**

Provisional Specifications

RELEASE DATE
CONFIDENTIALITY
RELEASE NOTES

August 5, 2013
ACP CONFIDENTIAL
Contains target specifications.
Data are subject to change.

IRIS304

TD-SCDMA/HSPA and GSM/GPRS/EDGE RF Transceiver for User Equipment

Features

- Triple-band RF transceiver for TD-SCDMA, TD-HSDPA and TD-HSUPA
- Quad-band RF transceiver for GSM, GPRS and EDGE
- No SAW filters required for TD-SCDMA/HSPA receive path
- No SAW filters required for TD-SCDMA/HSPA transmit path
- No SAW filters required for GSM/GPRS/EDGE transmit path
- Fully integrated frequency synthesis, complete with loop filter
- Integrated DCDC-converter and LDO linear regulators
- On-chip DCXO
- Auxiliary DAC for optional AFC support for off-chip TCXO
- Four reference clock outputs with independent enable pins
- Auxiliary ADC for measurement of internal or external temperature sensor
- Support for GGE PA ramping
- Single or dual SPI control; support for four-wire read protocol on SPI2
- Parallel digital IQ data interface for TD-SCDMA/HSPA
- DigRF v1.12 data interface for GSM/GPRS/EDGE
- Optional analog IQ interface (pins shared with TD parallel data interface)

Applications

Mobile phones and data modems in the bands below : GSM 850MHz, GSM 900MHz, DCS 1800MHz, PCS 1900MHz, TD-SCDMA bands 34/F (1880-1920MHz), 39/A (2010-2025MHz) and 40/E (2300-2400MHz).

General Description

IRIS304 is a single-chip RF transceiver supporting both TD-SCDMA/HSPA (3G) and GSM/GPRS/EDGE(2.5G) standards. Housed in a 5*5 mm² 81-pin BGA package its footprint is 30% smaller than its predecessor IRIS305. Further footprint/BOM reduction is supported by 3 auxiliary reference clock outputs usable as reference for other radios.

In 3G mode high sensitivity, linearity and low EVM are among the receiver's salient features that secure excellent performance in QPSK and 16QAM modes. It offers a unique SAW-less mode to remove both the cost and sensitivity loss of Rx SAW filters, enabling an unprecedented integration level for the RF subsystem.

The transmitter offers low EVM to support 16QAM used in HSUPA for high throughput, and keeps spurious emissions low to relieve the RF sub system equally of the SAW filters commonly found in TD-SCDMA transmitters.

In GSM/EDGE mode, the receiver excels in low power consumption, in addition to low noise figure and high linearity. Standby time, crucial to user satisfaction, can be improved substantially with IRIS304. The transmitter offers high spectral purity that again enables tough spurious emissions requirements to be met without interstage SAW filters. IRIS304 enables a 2G/3G dual mode RF subsystem to be constructed with a minimum number of components on a very small PCB footprint.

IRIS304 comes fully integrated with synthesizer and loop filter, A/D and D/A converters, a DCXO, a DCDC-converter, LDO regulators, and two serial peripheral interfaces. Most of the circuits are shared between GSM/EDGE and TD-SCDMA/HSPA modes to achieve a small overall chip size.

Ordering Information

TYPE NUMBER	PACKAGE	
	NAME	DESCRIPTION
IRIS304	TFBGA	Thin-profile Fine-pitch Ball Grid Array, 81 balls, 5 x 5 x 1 mm

Contents

1. Block Diagram.....	4
2. Pin Assignment	5
3. Absolute Maximum Ratings	6
4. DC Electrical Characteristics.....	7
4.1 Supply Voltages.....	7
4.2 Current Consumption.....	7
4.3 Transceiver Interface In Analog I/Q Mode	8
4.4 Serial Peripheral Interface	8
4.5 Digital Parallel I/Q-Data Interface	9
4.6 Digital Serial I/Q-Data Interface	9
4.7 Reference Clock	9
4.8 Auxiliary Reference Clock Outputs	10
4.9 General Purpose Outputs	10
5. AC Electrical Characteristics	11
5.1 GSM/GPRS/EDGE Receiver	11
5.2 TD-SCDMA/HSDPA Receiver	13
5.3 GSM/GPRS/EDGE Transmitter	15
5.4 TD-SCDMA Transmitter.....	18
5.5 Auxiliary ADC / Ramp DAC / AFC DAC	20
6. Timing Characteristics.....	21
6.1 Serial Peripheral Interface	21
6.2 Digital Parallel I/Q-Data Interface	22
6.3 Digital Serial I/Q-Data Interface	23
7. Application Information.....	24
7.1 Application Diagram.....	24
7.2 Initialization / Power-Up Sequence	24
7.3 Migrating from IRIS305 to IRIS304.....	27
8. Package Outline.....	28
9. Definitions	29
9.1 List of Abbreviations	29
9.2 Data Sheet Status.....	29
9.3 Application Information	29
Contact Information.....	29

1. Block Diagram




Figure 1: IRIS304 block diagram

2. Pin Assignment

NAME	PIN	DESCRIPTION	NAME	PIN	DESCRIPTION
RXPCS	A1	Rx input PCS	STROBE/TR	F3	Strobe input; can be reconfigured as parallel interface tx/rx switch
RXDCS	A2	Rx input DCS	GND	F4-5	Global ground
RXLOW2	A3	Rx input GSM 900	EXTCLKEN	F6	Digital output: SYSCLKEN OR AUX1EN OR AUX2EN OR AUX3EN
RXLOW1	A4	Rx input GSM 850	GND	F7	Global ground
RXTD1	A5	Rx input TD-SCDMA A/F	AUXCLK3	F8	Auxiliary clock output 3
RXTD2	A6	Rx input TD-SCDMA E	SYSCLKOUT	F9	Sys. clock output to BBIC
TXLOWGSM	A7	Tx output GSM 850/900	VCTRL	G1	AFC DAC output; Xtal pin 2 (DCXO mode)
TXHIDCS	A8	Tx output DCS/PCS A/F	SPI2CLK	G2	Serial peripheral interface 2 clock
TXTD2	A9	Tx output TD-SCDMA E	SPI2DIO	G3	Serial peripheral interface 2 data input/output
AUXINOUT	B1	Aux. output of ramp DAC, input of auxiliary ADC	GND	G4-5	Global ground
GND	B2-8	Global ground	VDD3TS1	G6	2.85V Supply
TXTD1	B9	Tx output TD-SCDMA A/F	D4	G7	Digital data I/F bit 4; Q- of alt. Tx analog I/F
SPI2DO	C1	Serial peripheral interface 2 data output	RXTXDATA	G8	RXTX data signal of DigRF interface
RAMPOUT	C2	2G ramping signal for PA	D5	G9	Digital data I/F bit 5; Q+ of alt. Tx analog I/F
GND	C3-5	Global ground	VBAT	H1	DCDC converter VBAT
AUX2EN	C6	Enable signal for auxiliary clock output 2	DCDCGND	H2	DCDC converter ground
AUX1EN	C7	Enable signal for auxiliary clock output 1	SPI1CLK	H3	Serial peripheral interface 1 clock
D0	C8	Digital data I/F bit 0; Q- of Rx/Tx analog I/F	SPI1DIO	H4	Serial peripheral interface 1 data input/output
LDO1IN	C9	Input to LDO1	GND	H5-6	Global ground
VDD3INTF	D1	2.85V Supply	D9	H7	Digital data I/F bit 9
GPO3	D2	General purpose output 3	D7	H8	Digital data I/F bit 7; I+ of alt. Tx analog I/F
VDDIO2	D3	Digital IO supply for SPI I/F and GPOs	CLK	H9	Digital data I/F clock signal
GND	D4-6	Global ground	DCDCOUT	J1	DCDC converter output
AUX3EN	D7	Enable signal for auxiliary clock output 3	SYSCLKEN	J2	System clock enable
D2	D8	Digital data I/F bit 2; I- of Rx/Tx analog I/F	SPI1EN	J3	Serial peripheral interface 1 enable
D1	D9	Digital data I/F bit 1; Q+ of Rx/Tx analog I/F	LDO2IN	J4	Input to LDO 2
VDDD	E1	1.2V supply (output of internal LDO)	VDD3TS2	J5-6	2.85V Supply
GPO2	E2	General purpose output 2	RXTXEN	J7	RXTX enable signal of DigRF interface
GND	E3-5	Global ground	D8	J8	Digital data I/F bit 8
AUXCLK1	E6	Auxiliary clock output 1	D6	J9	Digital data I/F bit 6; I- of alt. Tx analog I/F
AUXCLK2	E7	Auxiliary clock output 2			
D3	E8	Digital data I/F bit 3; I+ of Rx/Tx analog I/F			
VDDIO	E9	Digital IO supply for data I/F and ref. clock outputs			
XIN	F1	Reference clock input; pin 1 of Xtal (DCXO mode)			
SPI2EN	F2	Serial peripheral interface 2 enable			




Figure 2: Pin configuration.

3. Absolute Maximum Ratings

DESCRIPTION	SYM.	MIN.	MAX.	UNIT	DESCRIPTION	SYM.	MIN.	MAX.	UNIT
Battery supply	V_{bat}	-0.3	6.4	V	Operating temp.	T_{amb}	-30	+85	°C
2.85 V supply	V_{DD3}	-0.3	6.4	V	Storage temp.	T_{sto}	-65	+160	°C
Digital I/O supply	V_{DDIO} , V_{DDIO2}	-0.3	6.4	V	Soldering temp.	T_{sol}		+300	°C
1.2 V pins (note 1)	$V_{1.2V}$	-0.3	2.1	V	LNA input power	P_{in}		+4	dBm
3.3 V pins (note 1)	$V_{3.3V}$	-0.3	6.4	V					

Stresses beyond absolute maximum ratings may cause permanent damage to the device. Absolute maximum ratings are stress ratings only, and functional operation of the device at these conditions is not implied. Exposure to these conditions for extended periods may affect device reliability.

NOTES:

- The following nets include 1.2 V pins: all RF pins, VDDD and XIN. All other nets only include 3.3 V pins.



CAUTION! ESD SENSITIVE DEVICE! This device features electrostatic discharge (ESD) protection circuitry. However, permanent damage may occur to devices when subjected to high-energy electrostatic discharges. Proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

4. DC Electrical Characteristics

General condition, unless otherwise noted: $V_{bat} = 3.7 \text{ V}$, $T_{amb} = +27^\circ\text{C}$.

4.1 Supply Voltages

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
Battery supply voltage (PIN: VBAT)	V_{bat}	if on-chip DCDC-converter is used	3.2	3.7	4.5	V
1.2 V LDO LR supply voltage (PINS: LDO1IN, LDO2IN)	V_{LDOI}	if external DCDC-converter is used	1.5	1.6	3.0	V
2.85 V supply voltage (note 1) (PINS: VDD3INTF, VDD3TS2, VDD3TS1)	V_{DD3}		2.7	2.85	3.0	V
Digital I/O supply voltage (PINS: VDDIO, VDDIO2)	V_{DDIO}		1.14		2.0	V

NOTES:

- 1 In application the 2.85V supply pins are generally connected together on the PCB, supplied by a single PMU output. The connected set of 2.85V supply pins (VDD3INTF, VDD3TS2, VDD3TS1) is referred to as V_{DD3} in the remainder of the data sheet.

4.2 Current Consumption

Multiple power supply options are available for this device. Correspondingly the currents given below specify the total current drawn from the 3.7V battery under the most likely application scenarios. Internal DC-DC converter and LDO are recommended for low cost applications. External DC-DC converter is recommended for low power applications. Currents drawn from V_{DD3} and V_{DDIO} are included.

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
SLEEP MODE						
Sleep mode current consumption	I_{slp}	Power-down of chip except $V_{DD3} = 1.8\text{V}$		20		μA
STANDBY MODE						
Standby mode current consumption	I_{stdby}	AFCDAC & SYSCLK buffer on		3.5		mA
IDLE MODE						
Idle mode current consumption	I_{idle}	DC-DC converter in linear mode; main LDO off		6		mA
RECEIVE MODE (TX OFF)						
GSM/EDGE RX operating current consumption (note 1)	$I_{op,rx}$	DigRF Interface, ext. DC-DC		50		mA
		DigRF Interface, int. DC-DC		55		
TD-SCDMA RX operating current consumption (note 1)	$I_{op,rx}$	dig. I/Q Interface, ext. DC-DC		46		mA
		dig. I/Q Interface, Int. DC-DC		51		
TRANSMIT MODE (RX OFF)						
GSM/EDGE TX operating current consumption (at +3dBm as in GMSK mode)	$I_{op,tx}$	low bands, external DC-DC		65		mA
		low bands, internal LDO		120		
		high bands, external DC-DC		78		
		high bands, internal LDO		145		
TD-SCDMA TX operating current consumption (note 2)	$I_{op,tx}$	external DC-DC		68		mA
		internal DC-DC		73		

NOTES:

- 1 RX gain is set to the recommended maximum. No signal is applied.
 2 TX gain is set such as to obtain a 23 dBm lowband TX signal at the antenna connector for a typical antenna switch and power amplifier gain. A modulated uplink signal is applied.

4.3 Transceiver Interface In Analog I/Q Mode

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
RECEIVER						
I/Q output common mode voltage	$V_{oIQ,CM}$	fixed		0.6		V
I/Q output driving capability	$R_{L,diff}$	resistive, differential	5			$k\Omega$
	$C_{L,diff}$	capacitive, differential			10	pF
RF input pin coupling		single ended, high ohmic DC connection to gnd, LC-matched; AC-coupling needed to other than 0V DC potential				
TRANSMITTER						
I/Q input impedance	$R_{i,diff}$	resistive, differential	160			$k\Omega$
	$C_{i,diff}$	capacitive, differential			5	pF
I/Q input common mode voltage	$V_{IIQ,CM}$	fixed	0.3	0.6	0.8	V
RF output pins common mode voltage		single ended, low ohmic DC connection to gnd, AC-coupling needed to other than 0V DC potential	0			V

4.4 Serial Peripheral Interface

Detailed information for the serial peripheral interface is given in application note AN304SPI. Key numbers are given below.

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
PINS: SPI[1/2]EN, SPI[1/2]DIO, SPI2DO, SPI[1/2]CLK, SYSCLKOUT, SYSCLKEN						
Output low voltage (= logical 0)	V_{OL}	single-ended, to gnd, $I_{OL} = 500 \mu A$			$0.2 \times V_{DDIO}$	V
Output high voltage (= logical 1)	V_{OH}	single-ended, to gnd, $I_{OH} = -500 \mu A$	0.8 × V_{DDIO}			V
Input low voltage (= logical 0)	V_{IL}	single-ended, to gnd	-0.3		$0.3 \times V_{DDIO}$	V
Input high voltage (= logical 1)	V_{IH}	single-ended, to gnd	0.7 × V_{DDIO} + 0.3			V
PIN: SYSCLKOUT						
System clock driving capability	$C_{L,sysclk}$	capacitive, single-ended		5	15	pF
PIN: SYSCLKEN						
System clock enable input impedance	$C_{i,sysclken}$	capacitive, single-ended			6	pF

4.5 Digital Parallel I/Q-Data Interface

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
PINS: D0-D9, CLK, STROBE/TR						
Output low voltage (= logical 0)	V _{OL}	single-ended, to gnd, I _{OL} = 500 µA			0.2 × V _{VDDIO}	V
Output high voltage (= logical 1)	V _{OH}	single-ended, to gnd, I _{OH} = -500 µA	0.8 × V _{VDDIO}			V
Input low voltage (= logical 0)	V _{IL}	single-ended, to gnd	-0.3		0.3 × V _{VDDIO}	V
Input high voltage (= logical 1)	V _{IH}	single-ended, to gnd	0.7 × V _{VDDIO}	V _{VDDIO} + 0.3	V	V

4.6 Digital Serial I/Q-Data Interface

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
PINS: RXTXEN, RXTXDATA						
Output low voltage (= logical 0)	V _{OL}	single-ended, to gnd, I _{OL} = 500 µA			0.2 × V _{VDDIO}	V
Output high voltage (= logical 1)	V _{OH}	single-ended, to gnd, I _{OH} = -500 µA	0.8 × V _{VDDIO}			V
Input low voltage (= logical 0)	V _{IL}	single-ended, to gnd	-0.3		0.3 × V _{VDDIO}	V
Input high voltage (= logical 1)	V _{IH}	single-ended, to gnd	0.7 × V _{VDDIO}	V _{VDDIO} + 0.3	V	V

4.7 Reference Clock

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
PIN: XIN						
REQUIREMENT IN TCXO MODE						
Ref. clock input voltage	V _{refclk}	single-ended	0.8		1.2	V _{pp}
Ref. clock input DC level			0.5		0.7	V
Ref. clock input impedance	R _{i,refclk}	resistive, single-ended	25			kΩ
	C _{i,refclk}	capacitive, single-ended			2	pF

PIN: XIN**INTERNAL DCXO MODE: REQUIREMENTS FOR EXTERNAL QUARTZ CRYSTAL**

Oscillation frequency	f _{refclk}	fundamental oscillation	26	MHz
Frequency tolerance	f _{tol}	T _{amb} = 25°C		±10 ppm
Frequency temperature tolerance	f _{temp}	in -30 to +85 °C interval		±10 ppm
Aging	a _{tol}		2	ppm/y
Series resistance	R _{ser}		80	Ω
Motional capacitance	C _s		2	fF
Load Capacitance	C _{load}		7.5	pF

PIN: XIN**INTERNAL DCXO CAPABILITY**

Fine tuning range	D _{range}	T _{amb} = 25°C	52	ppm
One time coarse tuning	D _{coarse}		60	ppm
Tuning step	D _{step}		<0.01	ppm
Start up time	t _{start}		2	ms

4.8 Auxiliary Reference Clock Outputs

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
PINS: AUXCLK1, AUXCLK2, AUXCLK3, EXTCLKEN						
Output low voltage (= logical 0)	V _{OL}	single-ended, to gnd, I _{OL} = 500 µA			0.2 × V _{DDIO}	V
Output high voltage (= logical 1)	V _{OH}	single-ended, to gnd, I _{OH} = -500 µA	0.8 × V _{DDIO}			V
PINS: AUX1EN, AUX2EN, AUX3EN						
Input low voltage (= logical 0)	V _{IL}	single-ended, to gnd	-0.3		0.3 × V _{DDIO}	V
Input high voltage (= logical 1)	V _{IH}	single-ended, to gnd	0.7 × V _{DDIO}		3	V

4.9 General Purpose Outputs

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
PINS: GPO2, GPO3						
Output low voltage (= logical 0)	V _{OL}	single-ended, to gnd, I _{OL} = 500 µA			0.2 × V _{DDIO2}	V
Output high voltage (= logical 1)	V _{OH}	single-ended, to gnd, I _{OH} = -500 µA	0.8 × V _{DDIO2}			V

5. AC Electrical Characteristics

5.1 GSM/GPRS/EDGE Receiver

General condition, unless otherwise noted: $3.2V \leq V_{bat} \leq 4.5V$, $2.7V \leq V_{DD3} \leq 3.0V$, $1.14V \leq V_{DDIO} \leq 2.0V$, $-30^\circ C \leq T_{amb} \leq 85^\circ C$. Typical values are at $V_{bat} = 3.7V$, $V_{DD3} = 2.85V$, $V_{DDIO} = 1.8V$, $T_{amb} = 25^\circ C$. Minimum and maximum numbers apply to all frequency channels and include variations over process, voltage and temperature. All parameters are referred to the input of the Rx matching network. Rx output signal taken either at analog I/Q output or at DigRF data output.

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
1. Overall Characteristics						
Receive frequency range	f _{rx}	GSM-850	869	894	900	MHz
		GSM-900	925	960	990	
		DCS 1800	1805	1880	1990	
		PCS 1900	1930	1990	1990	
Noise Figure (note 1)	NF	$T_{amb} = +25^\circ C$ low band high band		2.5 2.7		dB
		$T_{amb} = -30..+85^\circ C$ low band high band			4.5 5.0	
Input-referred 1 dB compression point (note 2)	iCPblk	by 0.2MHz offset GMSK blocker (LNAG≤6, PGC1≤2, PGC2≤7)		-63		dBm
		by 0.4MHz offset GMSK blocker (LNAG≤6, PGC1≤2, PGC2≤7)		-34		
		by 0.6MHz offset GMSK blocker (LNAG≤6, PGC1≤2, PGC2≤7)		-27		
		by 0.6MHz offset CW blocker max. Rx gain		-40		
		by 1.6MHz offset CW blocker max. Rx gain		-28		
		by 3MHz offset CW blocker max Rx gain		-24		
		by 20MHz offset CW blocker max. Rx gain		-22		
2^{nd} -order input-referred intercept point	iIP2	of two $\leq 6MHz \pm 25kHz$ offset signals	45			dBm
3^{rd} -order input-referred intercept point	iIP3	of two 0.825/1.6 MHz offset CW signals low band high band				dBm
				-4 -3		
Error vector magnitude	EVM _{rx}	GMSK rms phase error low band, Pin = -50dBm .. -25dBm		1.5		deg
		GMSK rms phase error high band, Pin = -50dBm .. -25dBm		2.0		
		8-PSK rms EVM low band, Pin = -50dBm .. -25dBm		2.0		%
		8-PSK rms EVM high band, Pin = -50dBm .. -25dBm		2.5		

2. Gain and PGC Characteristics

Max. voltage gain	$GR_{rx,max}$	$T_{amb} = +25^\circ C$	94	dB
Min. voltage gain	$GR_{rx,min}$	$T_{amb} = +25^\circ C$	-7	dB
Programmable gain range	GR_{rx}		101	dB
Gain variation over temperature	$\Delta GR_{rx,T}$	$T_{amb} = -30^\circ C .. +85^\circ C$	-3	2.5 dB
Gain variation over frequency	$\Delta GR_{rx,f}$	single band, fixed gain setting	0.5	dB
Progr. LNA gain range	GR_{LNA}		30	dB
Progr. LNA gain step	GS_{LNA}	$GLNA$ from 4 to 5, 5 to 6, 6 to 7 $GLNA < 4$ to $GLNA = 4$	6 12	dB
Progr. LNA gain step accuracy	GA_{LNA}	$GLNA$ from 4 to 5, 5 to 6, 6 to 7 $GLNA < 4$ to $GLNA = 4$	± 0.3 ± 0.7	dB
PGC1 gain range	GR_{PGC1}		18	dB
PGC1 gain step	GS_{PGC1}		6	dB
PGC1 gain step accuracy	GA_{PGC1}	any step of 6dB integral error over 18dB	± 0.3 ± 0.5	dB
PGC2 gain range	GR_{PGC2}		53	dB
PGC2 gain step	GS_{PGC2}		1	dB
PGC2 gain step accuracy	GA_{PGC2}	max. 1dB step error integral error over 53 dB	± 0.15 ± 0.5	dB

3. RF Characteristics

Input return loss	S_{11}	max. value over band, at 50Ω	-10	dB
Max. allowed LNA input power	$P_{in,max}$	LNA off / LNAG<4	-10	dBm
LO leakage to RF at LNA input	X_{LO}		≤ -100	dBm

4. Baseband Characteristics

Channel selectivity of adjacent signals	BB_{Sel}	of 0.2MHz offset GMSK signal of 0.4MHz offset GMSK signal of 0.6MHz offset GMSK signal of 0.6MHz offset CW signal	1 38 60 ≥ 65	dB
Image rejection ratio	IRR_{rx}	in wanted signal band	40	dB
I/Q differential output voltage	V_{oIQ}	in analog I/Q mode	2	Vpp
Inband group delay	GD_{IB}	nominal corner frequency	5.7	us

5. Rx Synthesizer Characteristics

Synthesizer switching time	$T_{syn,rx}$	arbitrary frequency step	100	μs
----------------------------	--------------	--------------------------	-----	---------

6. Rx ADC

Resolution	N	2.5G DigRF	12/16	Bit	
Output sample frequency	f_s	2.5G DigRF	1.083/ 0.541	MHz	
Data Latency	D_{lat}	I channel, 26MHz sampling Q channel, 26MHz sampling	8.6 9.2	us	
Rx ADC full scale input voltage	FS_{ADC}		0.56	Vp	
Maximum signal to noise ratio	SNR	$BW = 100\text{kHz}$, $f_{in} = 67\text{kHz}$	63	72	dB
Signal to noise & distortion ratio	$SNDR$	$BW = 100\text{kHz}$, $f_{in} = 67\text{kHz}$	60	69	dB

NOTES:

- 1 Given values are referred to the input of the LNA matching network and include the losses of the matching network.
 2 Given gain conditions correspond to the values written in the Rx gain control register.

5.2 TD-SCDMA/HSDPA Receiver

General condition, unless otherwise noted: $3.2V \leq V_{bat} \leq 4.5V$, $2.7V \leq V_{DD3} \leq 3.0V$, $1.14V \leq V_{DDIO} \leq 2.0V$, $-30^{\circ}C \leq T_{amb} \leq 85^{\circ}C$. Typical values are at $V_{bat} = 3.7V$, $V_{DD3} = 2.85V$, $V_{DDIO} = 1.8V$, $T_{amb} = 25^{\circ}C$. Minimum and maximum numbers apply to all frequency channels and include variations over process, voltage and temperature. All parameters are referred to the input of the Rx matching network. Rx output signal taken either at analog I/Q output or at digital I/Q output.

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
1. Overall Characteristics						
Receive frequency range	f_{rx}	Bands 34(F), 39(A) and 40(E)	1880		2400	MHz
Noise figure (note 1)	NF	$T_{amb} = +25^{\circ}C$ high-sensitivity configuration saw-less config. (Band A/F) saw-less config. (Band E)	3.0 3.5 3.8	3.5 4.3 4.6		dB
		$T_{amb} = -30^{\circ}C .. +85^{\circ}C$ high-sensitivity configuration saw-less configuration		4.5 5.5		
Input-referred 1dB compression point	iCP_{blk}	by 3.2MHz offset TD-SCDMA blocker by 4.8MHz offset TD-SCDMA blocker by 85MHz offset CW blocker high-sensitivity configuration	-50 -45	-40 -40		dBm
		by 85MHz offset CW blocker saw-less configuration		-21 -18		
Input-referred 1dB compression point of wanted signal	iCP_{sig}	min. Rx gain		-15		dBm
Input referred 2 nd order intercept point	iIP2	of two $4.8MHz \pm 0.25MHz$ offset CW signals		33		dBm
Input referred 3 rd order intercept point	iIP3	of two $3.2/6.3MHz$ offset CW signals		-7		dBm
Desensitization	D_{sens}	by 3.2MHz offset, -61dBm TD-SCDMA blocker by 4.8MHz offset, -49dBm TD-SCDMA blocker by IM3 test, two 3.2 (CW) / 6.4 (TD-SCDMA) MHz offset, -46dBm signals		3 3 3		dB
Error vector magnitude	EVM_{rx}	QPSK signal at $P_{in} = -60dBm$		4		%
2. Gain and PGC Characteristics						
Max. voltage gain	$G_{rx,max}$	to one I/Q output, $T_{amb} = +25^{\circ}C$		104		dB
Min. voltage gain	$G_{rx,min}$	to one I/Q output, $T_{amb} = +25^{\circ}C$		-9		dB
Programmable gain range	GR_{rx}			113		dB
Gain variation over temperature relative to $T_{amb} = +25^{\circ}C$	$\Delta Gr_{x,T}$	$T_{amb} = -30^{\circ}C ... +85^{\circ}C$		-3	2.5	dB
Gain variation over frequency	$\Delta Gr_{x,f}$	Single band, fixed gain setting		0.5		dB
Progr. LNA gain range	GR_{LNA}			30		dB
Progr. LNA gain step	GS_{LNA}	GLNA from 4 to 5, 5 to 6, 6 to 7 GLNA<4 to GLNA=4		6 12		dB
Progr. LNA gain step accuracy	GA_{LNA}	GLNA from 4 to 5, 5 to 6, 6 to 7 GLNA<4 to GLNA=4		± 0.3 ± 0.7		dB

PGC1 gain range	GR _{PGC1}	18	dB
PGC1 gain step	GS _{PGC1}	6	dB
PGC1 gain step accuracy	GA _{PGC1}	any step of 6dB integral error over 18dB	±0.3 ±0.5
PGC2 gain range	GR _{PGC2}	65	dB
PGC2 gain step	GS _{PGC2}	1	dB
PGC2 gain step accuracy	GA _{PGC2}	max. 1dB step error integral error over 65dB	±0.15 ±0.5

3. RF Characteristics

Input return loss	S ₁₁	-10	dB
Max. power at LNA input	P _{in, max}	LNA off / LNAG<4	-10
LO leakage to LNA input pin	X _{LO}		≤-105
RX spurious emissions	EM _{RX}	30-1000MHz, in 100kHz 1GHz – 12.75GHz, in 1MHz 1.88GHz – 2.96GHz, in 1MHz	≤-90 ≤-90 -68
			-60 -50

4. Baseband Characteristics

BB filter passband edge	f _c	0.72	MHz
Channel selectivity of adjacent signals	BB _{Sel}	of 1.6MHz TD-SCDMA signal, at IQ output	28
		of 1.6MHz TD-SCDMA signal, at digital output	30
		of 3.2MHz TD-SCDMA signal	70
		of 3.2MHz CW signal	75
		of 4-8MHz TD-SCDMA signal	90
Image rejection ratio	IRR _{rx}	in wanted signal bandwidth	30 40
I/Q differential output voltage	V _{oIQ}		2 Vpp
Static differential DC offset at I/Q BB output	V _{DCoff,s}	DC notch enabled	20 mV
		DC notch disabled, PGC1 ≤ 1, PGC2 ≤ 6	≤40
Inband group delay	GD _{IB}	nominal corner frequency	1.6 us

5. Rx Synthesizer Characteristics

Synthesizer switching time	T _{syn,rx}	arbitrary frequency step, 0.1ppm	100	μs
----------------------------	---------------------	----------------------------------	-----	----

6. Rx ADC

Resolution	N	default	10	Bit
		enhanced by RXTXDATA and RXTXEN pins as LSBs	12	
Sampling frequency	f _s	5.12		MHz
Data latency	DL	channel I		2.5 μs
		channel Q		3 μs
Rx ADC full scale input voltage	FS _{ADC}	0.56		Vp
Maximum signal to noise ratio	SNR	BW = 640kHz, f _{in} = 160kHz, referenced to full scale	50	60
Maximum signal to noise and distortion ratio	SNDR	BW = 640kHz, f _{in} = 160kHz, referenced to full scale	47	57

NOTES:

1 Given values are referred to the input of the LNA matching network and include the losses of the matching network.

5.3 GSM/GPRS/EDGE Transmitter

General condition, unless otherwise noted: $3.2V \leq V_{bat} \leq 4.5V$, $2.7V \leq V_{DD3} \leq 3.0V$, $1.14V \leq V_{DDIO} \leq 2.0V$, DC-DC converter set to linear regulator mode, $-30^{\circ}\text{C} \leq T_{\text{amb}} \leq 85^{\circ}\text{C}$. Typical values are at $V_{bat} = 3.7V$, $V_{DD3} = 2.85V$, $V_{DDIO} = 1.8V$, $T_{\text{amb}} = 25^{\circ}\text{C}$. Minimum and maximum numbers apply to all frequency channels and include variations over process, voltage and temperature. Tx input signal applied either at analog I/Q input or DigRF data interface.

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
1. General Characteristics						
Transmit frequency range	f _{tx}	low band, GSM850	824	849	849	MHz
		low band, GSM900	880	915	915	
		high band, DCS	1710	1785	1785	
		high band, PCS	1850	1910	1910	
Output return loss	S ₂₂		<-10			dB
2. GMSK Mode Low Band						
GMSK mode output power	P _{outGMSK}		0.5	2.5	4.5	dBm
Modulation spectrum measurement in 30 kHz resolution BW around the carrier frequency	ModSp	at 200kHz, in 30kHz BW	-35			dBc
		at 250kHz, in 30kHz BW	-40			
		at 400kHz, in 30kHz BW	-67	-64		
		600kHz - 1.8MHz, in 30kHz BW	-67	-64		
		1.8MHz - 3MHz, in 100kHz BW	-66			
		3MHz - 6MHz, in 100kHz BW	-68			
		> 6MHz, in 100kHz	-74			
Phase noise	PhN	at 10MHz offset		-153		dBc/Hz
		at 20MHz offset		-165		
Modulation accuracy	ModAcc	phase error rms	1			°
		phase error peak	5			
Harmonic emission	EM	at 2x ftx				dBc
		at 3x ftx				
		at 4x ftx				
		at 5x ftx				
Carrier leakage ratio	CLR	50kHz SSB CW tone	-45			dBc
Image rejection ratio	IRR	50kHz SSB CW tone	45			dB
3rd harmonic	HD3	50kHz SSB CW tone	-45			dBc
5th harmonic	HD5	50kHz SSB CW tone	-55			dBc
3. GMSK Mode High Band						
GMSK mode output power	P _{outGMSK}		0.5	3	5.5	dBm
Modulation spectrum (relative to 30kHz measurement at center frequency)	ModSp	at 200kHz, in 30kHz	-35			
		at 250kHz, in 30kHz	-40			
		at 400kHz, in 30kHz	-66	-63		
		600kHz - 1.8MHz, in 30kHz	-66	-63		
		1.8MHz - 3MHz, in 100kHz	-66			
		3MHz - 6MHz, in 100kHz	-68			
		> 6MHz, in 100kHz	-74			
Phase noise	PhN	at 20MHz offset		-158		dBc/Hz
Modulation accuracy	ModAcc	phase error rms	1.5			°
		phase error peak	5			

Harmonic emission	EM	at 2x ftx at 3x ftx at 4x ftx at 5x ftx			dBc
Carrier leakage ratio	CLR	50kHz SSB CW tone	-45		dBc
Image rejection ratio	IRR	50kHz SSB CW tone	45		dB
3rd harmonic	HD3	50kHz SSB CW tone	-50		dBc
5th harmonic	HD5	50kHz SSB CW tone	-60		dBc
4. 8-PSK Mode Low Band					
Maximum output power	P _{outMax}		-2	0	dBm
Minimum output power	P _{outMin}			-32	dBm
Modulation spectrum measurement in 30 kHz resolution BW around the carrier frequency	ModSp	at 200kHz, in 30kHz at 250kHz, in 30kHz at 400kHz, in 30kHz 600kHz - 1.8MHz, in 30kHz 1.8MHz - 3MHz, in 100kHz 3MHz - 6MHz, in 100kHz > 6MHz, in 100kHz	-35 -40 -65 -68 -66 -68 -74	-62 -68 -66 -68 -74	dBc
Output noise	PhN	at 10MHz offset; P _{out} >-8dBm at 20MHz offset; P _{out} >-8dBm		-147	dBc/Hz
Modulation accuracy	EVM _{RMS} OOS EVM _{pk}	RMS EVM origin offset suppression peak EVM	2.5 33 40	40	% dB
Harmonic emission	EM	at 2x ftx at 3x ftx at 4x ftx at 5x ftx			dBc
Carrier leakage ratio	CLR	50kHz SSB CW tone	-45		dBc
Image rejection ratio	IRR	50kHz SSB CW tone	45		dB
3rd harmonic	HD3	50kHz SSB CW tone	-45		dBc
5th harmonic	HD5	50kHz SSB CW tone	-50		dBc
5. 8-PSK Mode High Band					
Maximum output power	P _{outMax}		-2	0	dBm
Minimum output power	P _{outMin}			-40	dBm
Modulation spectrum (relative to 30kHz measurement at center frequency)	ModSp	at 200kHz, in 30kHz at 250kHz, in 30kHz at 400kHz, in 30kHz 600kHz - 1.8MHz, in 30kHz 1.8MHz - 3MHz, in 100kHz 3MHz - 6MHz, in 100kHz > 6MHz, in 100kHz	-35 -40 -64 -66 -66 -68 -74	-60 -63 -60 -66 -68 -74	dBc
Output noise	PhN	at 20MHz offset; P _{out} >-12dBm	-150	-154	dBc/Hz
Modulation accuracy	EVM _{RMS} OOS EVM _{pk}	RMS EVM origin offset suppression peak EVM	3.5 33 40	40	% dB

Harmonic emission	EM	at 2x ftx at 3x ftx at 4x ftx at 5x ftx		dBc
Carrier leakage ratio	CLR	50kHz SSB CW tone	-45	dBc
Image rejection ratio	IRR	50kHz SSB CW tone	45	dB
3rd harmonic	HD3	50kHz SSB CW tone	-50	dBc
5th harmonic	HD5	50kHz SSB CW tone	-60	dBc
6. Baseband Filter Characteristics				
Filter attenuation	Attn	1.8MHz -3MHz 3MHz - 6MHz 6MHz - 10MHz 10MHz - 20MHz > 20MHz	15 38 65 85	dB
I/Q differential input voltage	V _{iIQ1.0}		0.944	1 1.059 Vpk
Allowed differential DC offset voltage at I/Q input	V _{DCoffTx}			15 mV
7. Analog I/Q Interface				
Symbol rate, stream mode	DigRF2.5G specification		1.083	Msp
9. Tx Synthesizer Characteristics				
Sythesizer settling time	T _{SynTx}	arbitrary frequency step	100	μs

5.4 TD-SCDMA Transmitter

General condition, unless otherwise noted: $3.2V \leq V_{bat} \leq 4.5V$, $2.7V \leq V_{DD3} \leq 3.0V$, $1.14V \leq V_{DDIO} \leq 2.0V$, $-30^{\circ}C \leq T_{amb} \leq 85^{\circ}C$. Typical values are at $V_{bat} = 3.7V$, $V_{DD3} = 2.85V$, $V_{DDIO} = 1.8V$, $T_{amb} = 25^{\circ}C$. Minimum and maximum numbers apply to all frequency channels and include variations over process, voltage and temperature. Tx input signal applied either at analog or parallel digital I/Q interface.

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
1. Overall Characteristics						
Transmit frequency range	f_{tx}	Bands 34(F), 39(A) and 40(E)	1880	2400	2400	MHz
Maximum output power	$P_{out,max}$		0.5			dBm
Minimum output power	$P_{out,min}$			-80		dBm
Output power variation over Tx channels	$\Delta P_{out,f}$	over all channels within one band (1880-1920MHz and 2010-2025MHz), for fixed PGC setting	0.3			dB
Output power variation with temperature	$\Delta P_{out,T}$	$T_{amb} = -30^{\circ}C$, relative to $T_{amb} = 25^{\circ}C$, at any fixed channel and PGC setting	0.6			dB
		$T_{amb} = 85^{\circ}C$, relative to $T_{amb} = 25^{\circ}C$, at any fixed channel and PGC setting	-1.4			
Adjacent channel leakage ratio at $\pm 1.6MHz$	ACLR	$P_{out} = -40dBm..0.5dBm$ $P_{out} < -40dBm$	-45	-45	-85	dBc
Alternate channel leakage ratio at $\pm 3.2MHz$ offset	AltCLR	$P_{out} = -23dBm .. 0.5dBm$ $P_{out} < -23dBm$	-62	-62	-85	dBc
Output 1dB compression point	oCP	max. Tx gain	7.5			dBm
Output 3 rd -order intercept point	oIP3	max. Tx gain	20			dBm
Carrier leakage ratio	CLR	$P_{out} > -37dBm$ $P_{out} = -67dBm .. -37dBm$	-40	-40	-25	dBc
Error vector magnitude	EVM _{tx}	$P_{out} = -37dBm .. P_{out,max}$ $P_{out} = -67dBm .. 37dBm$	3.5	7	7	%
			7		15	
2. Gain and PGC Characteristics						
Programmable gain range	GR _{tx}		85			dB
Programmable gain step resolution	GS _{tx}		0.125			dB
Programmable gain step accuracy	GSA _{tx}	max. 1dB step error $G_{tx,max}$ to $G_{tx,max} - 20dB$ $G_{tx,max} - 20dB$ to $G_{tx,max} - 44dB$ $G_{tx,max} - 44dB$ to $G_{tx,max} - 70dB$	± 0.2 ± 0.3 ± 0.4			dB
		max. 2dB step error $G_{tx,max}$ to $G_{tx,max} - 20dB$ $G_{tx,max} - 20dB$ to $G_{tx,max} - 44dB$ $G_{tx,max} - 44dB$ to $G_{tx,max} - 70dB$	± 0.4 ± 0.6 ± 0.6			
		max. 3dB step error $G_{tx,max}$ to $G_{tx,max} - 70dB$	± 0.6			
		max. 10dB step error $G_{tx,max}$ to $G_{tx,max} - 70dB$	± 1			
		max. 20dB step error $G_{tx,max}$ to $G_{tx,max} - 70dB$	± 1.5			

		max. integral error $G_{tx,max}$ to $G_{tx,max} - 70\text{dB}$	± 4
Phase discontinuity for Tx gain change	$\Delta\phi_{tx}$	for any 1dB step	6 °
		for any 10dB step, $G_{tx,max}$ to $G_{tx,max} - 20\text{dB}$	15
Settling time of output power	T_{tx}	for any Tx gain step, to within 0.5dB	1 3 μs

3. RF Characteristics

Output return loss	S_{22}	max. value over band, at 50Ω	-10	dB
Spurious emissions at harmonics of Tx frequency	EM_{txh}	at 2x ftx	-25	dBc/ 1MHz
		at 3x ftx	-25	
		at 4x ftx	-25	
		at 5x ftx	-30	
General spurious emissions at $P_{out,max}$	EM_{txg}	9-150kHz, in 1kHz	-105	dBc
		0.15-30MHz, in 10kHz	-85	
		30-1000MHz, in 100 kHz	-85	
		1-12.75GHz, in 1MHz	-65	
		>4MHz offset, excluding Tx harmonics	-54	
Spurious emissions	EM_{txb1}	1805MHz..1850MHz	-95	dBc/
		1850MHz..1880MHz, ftx > 2010MHz	-95	100kHz
		1880MHz..1920MHz, ftx > 2010 MHz	-89	dBc/ 1MHz
		2010MHz..2025MHz, ftx < 1920MHz	-89	
		2300MHz..2400MHz	-89	

4. Baseband Characteristics

BB filter passband edge	f_c	1.33	MHz
BB filter in-band ripple	up to 640kHz	± 0.3	dB
BB filter group delay variation	up to 640kHz	100	ns
BB filter stop-band attenuation	$f_{in} = 5.12\text{MHz}$	40 50	dB
Image rejection ratio in wanted signal bandwidth	IRR_{tx}	30 40	dB
Allowed differential DC offset voltage at I/Q input	$V_{DCoff,tx}$	15	mV

5. Tx Synthesizer Characteristics

Synthesizer switching time	$T_{syn,tx}$	arbitrary freq. step	100	μs
----------------------------	--------------	----------------------	-----	---------------

6. Tx DAC

Resolution	N	10	Bits	
Conversion rate	fClk	5.12	MHz	
Integral nonlinearity	INL	± 0.4	LSB	
Differential nonlinearity	DNL	± 0.4	LSB	
Residual DC offset	V_{DCoff}	± 20	mV	
Full scale range	FS_{DAC}	1.2	Vpp	
Full scale gain error	FSGE	± 8	% FS	
In-band signal-to-noise ratio	SNR	BW = 640kHz	55 62	dB
Total harmonic distortion	THD	$f_{IN} = 640\text{kHz}$, $A_{IN} = FS$	-62 -55	dB

5.5 Auxiliary ADC / Ramp DAC / AFC DAC

General condition, unless otherwise noted: $3.2V \leq V_{bat} \leq 4.5V$, $2.7V \leq V_{DD3} \leq 3.0V$, $1.14V \leq V_{DDIO} \leq 2.0V$, $-30^{\circ}C \leq T_{amb} \leq 85^{\circ}C$. Typical values are at $V_{bat} = 3.7V$, $V_{DD3} = 2.85V$, $V_{DDIO} = 1.8V$, $T_{amb} = 25^{\circ}C$.

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
AuxADC (note 1)						
Resolution	N			12		Bit
Input Range	V_{in}	Single ended input at AuxInOut, nominal, selectable by programming	0		1.23/ 2.46	V
Conversion time	T_{conv}	Single conversion duration	20			μs
RampDAC (note 2)						
Resolution	N			12		Bit
Output-Voltage Low	V_{OL}	$R_L > 100 k\Omega$		0.1		V
Output Voltage High	V_{OH}	$R_L > 100 k\Omega$		2.6		V
Settling Time		To within 1% of Output Step		1		μs
AFCDAC (note 3)						
Resolution	N			12		Bit
Output-Voltage Low	V_{OL}	$R_L > 100 k\Omega$		0.1		V
Output Voltage High	V_{OH}	$R_L > 100 k\Omega$		2.6		V
Settling Time		To within 1% of Output Step		1		μs

NOTES:

- 1 Data acquisition over register read.
- 2 Data transfer over register write. Digital data scaling and offset adjustment available.
- 3 Data transfer over register write.

6. Timing Characteristics

6.1 Serial Peripheral Interface

Details for the serial peripheral interface are given in application note AN305SPI. Key numbers are given below. General condition, unless otherwise noted: $V_{bat} = 3.7 \text{ V}$, $T_{amb} = +27^\circ\text{C}$.

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
SPI CONTROL INTERFACE (PINS: SPI[1/2]EN, SPI[1/2]DIO, SPI[1/2]CLK, SysClkOut, SysClkEn)						
PIN: SPI[1/2]DIO						
input setup time	t_{SUW}	write operation to RF IC	3			ns
input hold time	t_{HW}	write operation to RF IC	3			ns
output stable after driving (falling) clock edge	t_{DSR}	read operation from RF IC			20	ns
output hold time after driving (falling) clock edge	t_{HR}	read operation from RF IC	3			ns
output to tristate input time after rising edge of CtrlEn	t_{OT}				12	ns
PIN: SPI[1/2]EN						
setup time before first rising edge of SPICLK	t_{SUEN}		5			ns
hold time after last falling edge of SPICLK	t_{HEN}		0			ns
PIN: SPI[1/2]CLK						
Control clock frequency	$f_{ctrlclk}$			26		MHz
Control clock high/low time	t_H, t_L	70%-70% / 30%-30% level	13			ns
PIN: SysClkOut						
System clock frequency	f_{sysclk}		26			MHz
System clock high/low time	t_H, t_L	70%-70% / 30%-30% level	13			ns
System clock fall/rise time	t_F, t_R	70%-30% / 30%-70% level	2			ns
REFERENCE CLOCK (PIN: XIN), EXTERNAL TCXO MODE						
Ref. clock frequency	f_{refclk}		26			MHz




Figure 3: Serial peripheral interface timing, write mode.




Figure 4: Serial peripheral interface timing, read mode.

6.2 Digital Parallel I/Q-Data Interface

PARAMETER	SYM.	CONDITION	MIN.	TYP.	MAX.	UNIT
DIGITAL PARALLEL I/Q-DATA INTERFACE (PINS: CLK, D0-D9, TR)						
CLK rise to channel-I output data valid	t _{DOI}	Figure 5	3	5	ns	
CLK fall to channel-Q output data valid	t _{DOQ}	Figure 5	3	5	ns	
CLK rise/fall to DR rise/fall time	t _{DR}	Figure 5	3	5	ns	
I-DAC data to CLK fall set up time	t _{DSI}	Figure 6	5			
Q-DAC DATA to CLK rise set up time	t _{DSQ}	Figure 6	5			ns
CLK fall to I-DAC data hold	t _{DHI}	Figure 6	2			ns
CLK rise to Q-DAC data hold	t _{DHQ}	Figure 6	2			ns
CLK duty cycle			50			%
CLK duty-cycle variation			± 5			%
Digital output rise/fall time		20% to 80%	2			ns




Figure 5: Rx ADC system timing diagram




Figure 6: Tx DAC system timing diagram

6.3 Digital Serial I/Q-Data Interface

The specification is compliant with the DigRFv1.12 baseband and RF digital interface specification.

ACP CONFIDENTIAL

7. Application Information

7.1 Application Diagram

Conceptual application diagram is given below in Figure 7. Detailed evaluation board and reference RF subsystem schematic and layout are available upon request.




Figure 7: Triple band TD-SCDMA, quad band GSM/EDGE application diagram.

7.2 Initialization / Power-Up Sequence

IRIS304 does not have a dedicated hardware reset pin. To ensure proper IC initialization, respect the following sequence during power up:

- Raise VDDIO voltage to nominal level, while VDD3 is still off
- Set SYSCLKEN=0
- Raise VDD3 to nominal level
- Set SYSCLKEN=1

After this sequence, IRIS304 is in its known reset state and can be programmed through the SPI interfaces. Subsequent setting of SYSCLKEN=0 does not reset the IC state.

When the supplies are up, IRIS304 can still be re-initialized to its reset state using either of two mechanisms:

- By setting a bit in register 3 to 1, the IC is instructed to perform a reset the next time that SYSCLKEN pin is pulled low.

- By applying a short (<1us) SYSCLKEN=1 pulse, the following SYSCLKEN=0 phase re-initializes the IC to its reset state. BBIC must make sure not to generate SYSCLKEN=1 pulses shorter than 10us to avoid unintended resetting of IRIS304.

Note that when SYSCLKEN=0, SYSCLKOUT reference clock output is stopped! Therefore, if SYSCLKEN is used to reset IRIS304, SYSCLKOUT reference clock is interrupted. The BBIC must have an independent clock source to control SYSCLKEN during the Reset pattern!

For platforms that do not make use of all 3 auxiliary clock outputs of IRIS304 (AUCLK1, AUXCLK2, AUXCLK3), it is recommended to use AUXCLK3 and the associated AUX3EN pin as reference clock for the BBIC. SYSCLKEN pin is then only used as Reset input of IRIS304, and SYSCLKOUT is unused. The resulting application diagram is shown in Figure 8. Figure 9 illustrates the initialization of IRIS304 at power up for this case, and Figure 10 shows the case where IRIS304 is reset during operation using SYSCLKEN. AUXCLK3 reference clock to the BBIC continues during this reset.




Figure 8: Application diagram with AUX3EN/AUXCLK3 used as reference clock for BBIC.




Figure 9: Power-Up Reset illustration (AUXCLK3 used as BBIC ref. clock).




Figure 10: Illustration of reset in operation (AUXCLK3 used as BBIC ref. clock).

7.3 Migrating from IRIS305 to IRIS304

The following is a list of the differences between IRIS305 and IRIS304. Recommendations on how to migrate from IRIS305 to IRIS304 are also given.

- IRIS304 does not have independent analog I/Q interface pins. Analog I/Q operation is still supported, but with reduced flexibility in terms of common-mode levels, and not at the same time as parallel digital data transfer. Platforms employing digital data transfer between RFIC and BBIC are not affected by this.
- IRIS304 uses a single fast-settling synthesizer for TD-SCDMA and GSM/EDGE operation. Programming of the synthesizer must be adapted for both TD-SCDMA and GSM/EDGE modes.
- The TR pin of IRIS305 is replaced by STROBE/TR pin. If hardware flow control using the TR pin is not required by the BBIC, the STROBE/TR pin can be configured to be used as DigRF's STROBE signal. Arbitrary programming sequences can be started using the STROBE signal. Note that both IRIS304 and IRIS305 support parallel interface flow control using SPI programming.
- IRIS304 supports 4-wire SPI operation on SPI2 port. This allows read-operation with BBICs that cannot perform 3-wire read protocol.
- IRIS304 abandons the RESETN pin for initializing the IC. Instead, IRIS304 is initialized by following the proper power up sequence as described above. IRIS304 re-initialization can still be forced by applying a short (<1us) high pulse to the SYSCLKEN pin. The BBIC must make sure not to apply SYSCLKEN=1 pulses shorter than 10us to avoid unintended resetting of IRIS304. If BBIC cannot ensure this, an external RC filter on the SYSCLKEN line is recommended. Alternatively, SYSCLKEN can be connected to a separate BBIC GPO and be used only to reset IRIS304. AUX3EN and AUXCLK3 pins are used to provide the BBIC reference clock in this case.
- IRIS304 maintains only two of IRIS305's five GPOs. GPO0, GPO1, and GPO4 pins are not supported by IRIS304. GPO2 and GPO3 pins are available, and their programming is identical to IRIS305. Platforms making use of GPO0, GPO1 or GPO4 pins of IRIS305 need to use BBIC GPOs instead when migrating to IRIS304.

8. Package Outline




Figure 11: TFBGA81, Thin-profile Fine-pitch Ball Grid Array, 81 balls, 5 x 5 x 1.0 mm (typ.)

Table: Package dimensions (databook values), references to Figure 11.

REF.	MIN.	TYP.	MAX.	UNIT	REF.	MIN.	TYP.	MAX.	UNIT
A			1	mm	D1		4.00		mm
A1	0.15			mm	E	4.85	5.00	5.15	mm
A2		0.7		mm	E1		4.00		mm
b	0.25	0.30	0.35	mm	e		0.50		mm
D	4.85	5.00	5.15	mm	f		0.50		mm

9. Definitions

9.1 List of Abbreviations

ACLR	Adjacent channel leakage ratio	na	not applicable / not available
ACS	Adjacent/alternate channel selectivity	n. c.	not connected
BB	Baseband	PA	Power amplifier
ch.	Channel	PGC	Programmable gain control
CW	Continuous wave, single-tone sine	RF	Radio-frequency
DL	Downlink	RMS	Root-mean-square
DPCH	Dedicated physical channel	RX	Receiver
DSB	Double side-band	SAW	Surface acoustic wave
FDD	Frequency division duplex	sig.	Signal
HSDPA	High-speed downlink packet access	SPI	Serial peripheral interface
LDO	Low drop-out	TCXO	Temp.-compensated crystal oscillator
LNA	Low-noise amplifier	TFBGA	Thin-profile fine-pitch ball grid array
LR	Linear regulator	TX	Transmitter
LSB	Least significant bit	UL	Uplink
MC	Multi carrier	UTRA	Universal Terrestrial Radio Access
MSB	Most significant bit		

9.2 Data Sheet Status

TITLE	DESCRIPTION
Provisional Specification	The data sheet contains provisional specifications. All data are subject to change. Supplementary data may be published later.
Product Specification	The data sheet contains final product specifications.

9.3 Application Information

Where application information is given, it is advisory and does not form part of the specification.

Contact Information

Dr. Qiuting Huang
Advanced Circuit Pursuit AG
Zwischenweg 2
8702 Zollikon
Switzerland

Tel +41 44 390 36 14
Fax +41 44 390 36 34

<http://www.newacp.ch>

© ACP AG 2013

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. Information furnished by ACP AG is believed to be accurate and reliable. However, no responsibility is assumed by ACP AG for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of ACP AG.



电子元器件线上授权代理开拓者
原厂授权 · 正品现货 · 一件即发

单击下面可查看定价，库存，交付和生命周期等信息

[>>Leadcore Technology \(联芯\)](#)