

Datasheet

AP6256

IEEE 802.11ac/a/b/g/n 1x1

WiFi with Bluetooth5.0 Combo Sip Module

The revision history of the product specification

Version	Purpose	Date	Editor
1.0	Initial Doc	2019/07/18	Aaron

Contents

1. Introduction	3
1.1 Product Overview	3
1.2 Product Feature	3
1.2.1 WLAN	3
1.2.2 Bluetooth	3
2. Specification.....	4
2.1 General Specification	4
2.2 WiFi 2.4GHz RF Specification	5
2.3 WiFi 5GHz RF Specification.....	6
2.4 Bluetooth RF Specification	8
3. Electrical Characteristics.....	9
3.1 Absolute Maximum Ratings	9
3.2 Recommended Operating Rating	9
3.3 Recommended Operating Conditions and DC Characteristics	10
4. Host Interface Timing Diagram	11
4.1 Power-up Sequence Timing Diagram	11
4.2 SDIO Default Mode Timing Diagram	13
4.3 SDIO High Speed Mode Timing Diagram	14
4.4 SDIO Bus Timing Specifications in SDR Modes	15
4.5 SDIO Bus Timing Specifications in DDR50 Mode	18
4.6 PCM Interface Description	20
4.7 UART Interface Description	24
5. Power Consumption	26
6. Block Diagram	27
7. Pin Definition	28
7.1 Pin Outline.....	28
7.2 Pin Table	29
8. Mechanical Specification.....	30
8.1 Module Dimension	30
8.2 PCB Footprint.....	31
9. External Clock Reference	32
9.1 SDIO Interface Description	33
10. Recommended Reflow Profile	34
11. Package Information	35
12. Ordering Information	37

1. Introduction

1.1 Product Overview

AP6256 is 11ac/a/b/g/n 1T1R WiFi +Bluetooth 5.0 SiP Module, 802.11ac allow efficient allocation of low data-rate connections, also it could interact with different vendors' 802.11ac/a/b/g/n 1x1 Access Points with SISO standard and can accomplish up to speed of 433.3Mbps with dual stream. Furthermore AP6256 included SDIO interface for Wi-Fi, UART/ PCM interface for Bluetooth.

In addition, this compact module is a total solution for a combination of Wi-Fi + BT technologies. The module is specifically developed for tablet, OTT box and portable devices.

1.2 Product Feature

1.2.1 WLAN

- Single-stream spatial multiplexing up to 433.3 Mbps data rate
 - 20, 40, 80 MHz channels with optional SGI (256 QAM modulation)
 - Lead Free design which is compliant with ROHS requirements
 - TX and RX low-density parity check (LDPC) support for improved range and power efficiency
 - Supports 1antenna with one for WLAN & Bluetooth shared port. Also, shared Bluetooth and WLAN receive signal path eliminates the need for an external power splitter while maintaining excellent sensitivity for both Bluetooth and WLAN.
- Supports standard SDIO v3.0, compatible with SDIO v2.0 HOST interfaces.

1.2.2 Bluetooth

- BT host digital interface:
 - HCI UART (up to 4 Mbps)
 - PCM for audio data
- Complies with Bluetooth Core Specification Version 5.0 with provisions for supporting future specifications. With Bluetooth Class 1 or Class2 transmitter operation
- Supports extended synchronous connections (eSCO), for enhanced voice quality by allowing for retransmission of dropped packets

2. Specification

2.1 General Specification

Standards	IEEE 802.11 ac/a/b/g/n 1T1R Wi-Fi + BT 5.0 Module Bluetooth V5.0 , GFSK 、 DQPSK 、 8DPSK 、 LE(1Mdps) 、 2LE(2Mdps)
Chipset	Broadcom
Operating Frequency	2.400 GHz ~ 2.4835 GHz (2.4GHz ISM Band) 5.15~5.35GHz 、 5.47~5.725GHz 、 5.725~5.85GHz (5GHz UNII Band) Bluetooth: 2402 MHz ~ 2480 MHz
Modulation	802.11b : DQPSK 、 DBPSK 、 CCK 802.11 g/n : OFDM /64-QAM 、 16-QAM 、 QPSK 、 BPSK 802.11a : OFDM /64-QAM 、 16-QAM 、 QPSK 、 BPSK 802.11n : OFDM /64-QAM 、 16-QAM 、 QPSK 、 BPSK 802.11ac : OFDM /256-QAM 、 OFDM /64-QAM 、 16-QAM 、 QPSK 、 BPSK Bluetooth: GFSK 、 DQPSK 、 8DPSK 、 LE(1Mbps) 、 2LE(2Mbps)
WiFi Interface	SDIO 3.0 / 2.0
BT Interface	UART / PCM
Form Factor	Stamp Type
Antenna	External
Dimension	L x W: 12 x 12(Typ.)mm 、 H : 1.65 (Max.) mm (with shielding cover) L x W: 12 x 12(Typ.)mm 、 H : 1.37 (Max.) mm (without shielding cover)
Operating temperature	-30°C to 85°C
Storage temperature	-40°C to 125°C
Humidity	Operating Humidity 10% to 95% Non-Condensing
Driver Support	Linux, Android

Note: The optimal RF performance specified in the data sheet, however, is guaranteed only -20 °C to +75 °C and 3.2V < VBAT < 3.8V without derating performance.

2.2 WiFi 2.4GHz RF Specification

Conditions: VBAT=3.3V; VDDIO=3.3V; Temp:25°C

Output Power, tolerance $\pm 1.5\text{dB}$					
The transmit EVM quality & spectrum mask are compliant with IEEE 802.11 standard					
802.11b	1Mbps	2Mbps	5.5Mbps	11Mbps	
	17	17	17	17	
802.11g	6、9Mbps	12、18Mbps	24Mbps	36Mbps	48Mbps
	16	16	16	16	15
	54Mbps				
	15				
802.11n 20MHz	MCS0~2	MCS3	MCS4	MCS5	MCS6
	17	17	16	15	14
	MCS7				
	14				
Note: The specifications of RF output power are subject to change to fulfill the safety regulation and requirements in end-user product.					
Sensitivity, tolerance $\pm 2\text{ dB}$					
CCK modulation PER $\leq 8\%$ 、OFDM modulation PER $\leq 10\%$					
802.11b	Data Rate	Spec.(dBm)			
	1Mbps	-96			
	2Mbps	-90			
	5.5Mbps	-88			
	11Mbps	-87			
802.11g	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)	
	6Mbps	-91	24Mbps	-83	
	9Mbps	-88	36Mbps	-80	
	12Mbps	-87	48Mbps	-76	
	18Mbps	-85	54Mbps	-73	
802.11n_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)	
	MCS0	-90	MCS5	-77	
	MCS1	-85	MCS6	-75	
	MCS2	-84	MCS7	-72	
	MCS3	-80	MCS8	-71	
Maximum Input Level	802.11b : -10 dBm				
	802.11g/n : -20 dBm				

2.3 WiFi 5GHz RF Specification

Conditions: VBAT=3.3V ; VDDIO=3.3V ; Temp:25°C

Output Power , tolerance ± 2 dB					
The transmit EVM quality & spectrum mask are compliant with IEEE 802.11 standard					
802.11a	Frequency (MHz)	6~9Mbps	12~18Mbps	24Mbps	36Mbps
	5180~5350	17	17	17	16
	5500~5700	17	17	17	16
	5745~5825	17	17	17	16
	Frequency (MHz)	48Mbps	54Mbps		
	5180~5350	16	15		
	5500~5700	16	15		
802.11n 20MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5180~5350	17	17	16	16
	5500~5700	17	17	16	16
	5745~5825	17	17	16	16
	Frequency (MHz)	MCS6	MCS7		
	5180~5350	15	14		
	5500~5700	15	14		
802.11n 40MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5180~5350	17	17	16	16
	5500~5700	17	17	16	16
	5745~5825	17	17	16	16
	Frequency (MHz)	MCS6	MCS7		
	5180~5350	15	14		
	5500~5700	15	14		
802.11ac 20MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5180~5350	17	17	16	16
	5500~5700	17	17	16	16
	5745~5825	17	17	16	16
	Frequency (MHz)	MCS6	MCS7	MCS8	
	5180~5350	15	14	12	
	5500~5700	15	14	12	
	5745~5825	15	14	12	

802.11ac 40MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5180~5350	17	17	16	16
	5500~5700	17	17	16	16
	5745~5825	17	17	16	16
	Frequency (MHz)	MCS6	MCS7	MCS8	MCS9
	5180~5350	15	14	12	10.5
	5500~5700	15	14	12	10.5
	5745~5825	15	14	12	10.5
802.11ac 80MHz	Frequency (MHz)	MCS0~2	MCS3	MCS4	MCS5
	5180~5350	17	17	16	16
	5500~5700	17	17	16	16
	5745~5825	17	17	16	16
	Frequency (MHz)	MCS6	MCS7	MCS8	MCS9
	5180~5350	15	14	12	10.5
	5500~5700	15	14	12	10.5
	5745~5825	15	14	12	10.5

Note: The specifications of RF output power are subject to change to fulfill the safety regulation and requirements in end-user product.

Sensitivity, tolerance ± 2 dB

OFDM modulation PER $\leq 10\%$

802.11a	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	6Mbps	-92	24Mbps	-82
	9Mbps	-89	36Mbps	-79
	12Mbps	-88	48Mbps	-75
	18Mbps	-86	54Mbps	-74
802.11n_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-91	MCS4	-78
	MCS1	-88	MCS5	-74
	MCS2	-85	MCS6	-73
	MCS3	-82	MCS7	-72
802.11n_40MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-89	MCS4	-76
	MCS1	-85	MCS5	-71
	MCS2	-83	MCS6	-70
	MCS3	-79	MCS7	-68
802.11ac_20MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-90	MCS5	-73
	MCS1	-87	MCS6	-71
	MCS2	-84	MCS7	-70
	MCS3	-81	MCS8	-67
	MCS4	-77		
	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-88	MCS5	-70

802.11ac_40MHz	MCS1	-83	MCS6	-68
	MCS2	-81	MCS7	-66
	MCS3	-78	MCS8	-65
	MCS4	-75	MCS9	-63
802.11ac_80MHz	Data Rate	Spec.(dBm)	Data Rate	Spec.(dBm)
	MCS0	-85	MCS5	-69
	MCS1	-82	MCS6	-65
	MCS2	-78	MCS7	-63
	MCS3	-74	MCS8	-61
	MCS4	-71	MCS9	-60
Maximum Input Level	802.11a/n : -20 dBm			
	802.11ac : -30 dBm			

2.4 Bluetooth RF Specification

Conditions: VBAT=3.3v ; VDDIO=3.3V ; Temp:25°C

RF Specification			
Output Power , tolerance ± 1.5 dB			
	CL1 (dBm)		CL2 (dBm)
BDR Output Power	6		2
EDR Output Power	4		2
BLE Output Power	5		2
Sensitivity, tolerance ± 1.5 dB			
	Min	Typical	Max
Sensitivity @ BER=0.1% for GFSK (1Mbps)		-86 dBm	
Sensitivity @ BER=0.01% for $\pi/4$ -DQPSK (2Mbps)		-87 dBm	
Sensitivity @ BER=0.01% for 8DPSK (3Mbps)		-83 dBm	
Sensitivity @ BER=0.01% for LE (1Mbps)		-90 dBm	
Sensitivity @ BER=0.01% for 2LE (2Mbps)		-90 dBm	
Maximum Input Level	FSK (1Mbps):-20dBm		
	$\pi/4$ -DQPSK (2Mbps) :-20dBm		
	8DPSK (3Mbps) :-20dBm		

Note* : The Bluetooth output power is able to be configured by firmware (hcd file).

3. Electrical Characteristics

3.1 Absolute Maximum Ratings

Symbol	Description	Min.	Max.	Unit
VBAT	Input supply Voltage	-0.5	5.0	V
VDDIO	Digital/Bluetooth/SDIO/ I/O Voltage	-0.5	3.9	V

Extreme caution must be exercised to prevent electrostatic discharge (ESD) damage.

Symbol	Condition	Minimum ESD Rating	Unit
ESD_HAND_HBM	Human body model contact discharge per JEDEC EID/JESD22-A114	1	kV
ESD_HAND_CDM	Charged device model contact discharge per JEDEC EIA/JESD22-C101	250	V

3.2 Recommended Operating Rating

The module requires two power supplies: VBAT and VDDIO.

Voltage rails	Min.	Typ.	Max.	Unit
VBAT	3.0	3.3	4.8	V
VDDIO	1.68	1.8/3.3	3.6	V

VBAT current consumption 1A (Peak), when VBAT = 3.3V

The module requires two power supplies: other Digital I/O Pins.

For VDDIO=1.8V	Min.	Max.	Unit
VIL/VIH	0.35×VDDIO	0.65×VDDIO	V
VOL/VOH output@2mA	0.4	VDDIO-0.4	V
For VDDIO=3.3V	Min.	Max.	Unit
VIL/VIH	0.80	2	V
VOL/VOH output@2mA	0.4	VDDIO-0.4	V

3.3 Recommended Operating Conditions and DC Characteristics

		Value			Unit
Parameter	Symbol	Minimum	Typical	Maximum	
DC supply voltage for VBAT	VBAT	3.0 ^a	-	5.25 ^b	V
DC supply voltage for core	VDD	1.14	1.2	1.26	V
DC supply voltage for RF blocks in chip	VDDRF	1.14	1.2	1.26	V
DC supply voltage for TCXO input buffer	WRF_TCXO_VDD	1.62	1.8	1.98	V
DC supply voltage for digital I/O	VDDIO	1.62	-	3.63	V
DC supply voltage for RF switch I/Os	VDDIO_RF	3.13	3.3	3.46	V
External TSSI input	TSSI	0.15	-	0.95	V
Internal POR threshold	Vth_POR	0.4	-	0.7	V
Other Digital I/O Pins					
For VDDIO = 1.8V					
Input high voltage	VIH	0.65 x VDDIO	--	-	V
Input low voltage	VIL	-	-	0.35 x VDDIO	V
Output high Voltage @ 2 mA	VOH	VDDIO - 0.45	-	-	V
Output Low Voltage @ 2 mA	VOL	-	-	0.45	V
For VDDIO = 3.3V					
Input high voltage	VIH	2.00	-	-	V
Input low voltage	VIL	-	-	0.80	V
Output high Voltage @ 2 mA	VOH	VDDIO - 0.4	-	-	V
Output Low Voltage @ 2 mA	VOL	-	-	0.40	V
RF Switch Control Output Pins^c					
For VDDIO_RF = 3.3V -					
Output high Voltage @ 2 mA	VOH	VDDIO - 0.4	-	-	V
Output Low Voltage @ 2 mA	VOL	-	-	0.40	V
Output capacitance	^c OUT	-	-	5	pF


4. Host Interface Timing Diagram

4.1 Power-up Sequence Timing Diagram


The module has signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN and internal regulator blocks. These signals are described below.

Additionally, diagrams are provided to indicate proper sequencing of the signals for various operating states. The timing value indicated are minimum required values: longer delays are also acceptable.


- **WL_REG_ON:** Used by the PMU to power up or power down the internal regulators used by the WLAN section. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset.
- **BT_REG_ON:** Used by the PMU to power up or power down the internal regulators used by the BT section. Low asserting reset for Bluetooth. This pin has no effect on WLAN and does not control any PMU functions. This pin must be driven high or low (not left floating).




WLAN=ON, Bluetooth=ON



WLAN=OFF, Bluetooth=OFF




WLAN=ON, Bluetooth=OFF



WLAN=OFF, Bluetooth=ON

4.2 SDIO Default Mode Timing Diagram




Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (ALL values are referred to minimum VIH and maximum VIL^b)					
Frequency – Data Transfer mode	fPP	0	-	25	MHz
Frequency – Identification mode	fOD	0	-	400	kHz
Clock low time	tWL	10	-	-	ns
Clock high time	tWH	10	-	-	ns
Clock rise time	tTLH	-	-	10	ns
Clock low time	tTHL	-	-	10	ns
Inputs : CMD, DAT(referenced to CLK)					
Input setup time	tISU	5	-	-	ns
Input hold time	tIH	5	-	-	ns
Outputs : CMD, DAT(referenced to CLK)					
Output delay time - Data Transfer mode	tODLY	0	-	14	ns
Output delay time,- Identification mode	tODLY	0	-	50	ns

a. Timing is based on $CL \leq 40$ pF load on CMD and Data.

b. Min. (Vih) = $0.7 \times VDDIO$ and max. (Vil) = $0.2 \times VDDIO$


4.3 SDIO High Speed Mode Timing Diagram



Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (ALL values are referred to minimum VIH and maximum VIL^b)					
Frequency – Data Transfer mode	fPP	0	-	50	MHz
Frequency – Identification mode	fOD	0	-	400	kHz
Clock low time	tWL	7	-	-	ns
Clock high time	tWH	7	-	-	ns
Clock rise time	tTLH	-	-	3	ns
Clock low time	tTHL	-	-	3	ns
Inputs : CMD, DAT(referenced to CLK)					
Input setup time	tISU	6	-	-	ns
Input hold time	tIH	2	-	-	ns
Outputs : CMD, DAT(referenced to CLK)					
Output delay time - Data Transfer mode	tODLY	-	-	14	ns
Output hold time	tOH	2.5	-	-	ns
Total system capacitance(each line)	CL			40	


4.4 SDIO Bus Timing Specifications in SDR Modes

Clock timing (SDR Modes)




Parameter	Symbol	Minimum	Maximum	Unit	Comments
-	t_{CLK}	40	-	ns	SDR12 mode
		20	-	ns	SDR25mode
		10	-	ns	SDR50 mode
		4.8	-	ns	SDR104 mode
-	t_{CR}, t_{CF}	-	$0.2 \times t_{CLK}$	ns	$t_{CR}, t_{CF} < 2.00 \text{ ns (max) @100MHz, } C_{CARD} = 10 \text{ pF}$
					$t_{CR}, t_{CF} < 0.96 \text{ ns (max) @208MHz, } C_{CARD} = 10 \text{ pF}$
Clock duty	-	30	70	%	-

SDIO Bus Input timing (SDR Modes)




Symbol	Minimum	Maximum	Unit	Comments
SDR104 Mode				
t_{IS}	1.4	-	ns	$C_{CARD} = 10 \text{ pF}$, $V_{CT} = 0.975V$
t_{IH}	0.80	-	ns	$C_{CARD} = 5 \text{ pF}$, $V_{CT} = 0.975V$
SDR50 Mode				
t_{IS}	3.00	-	ns	$C_{CARD} = 10 \text{ pF}$, $V_{CT} = 0.975V$
t_{IH}	0.80	-	ns	$C_{CARD} = 5 \text{ pF}$, $V_{CT} = 0.975V$

SDIO Bus output timing (SDR Modes up to 100MHz)



Symbol	Minimum	Maximum	Unit	Comments
t_{ODLY}	-	7.5	ns	$t_{CLK} \geq 10$ ns $C_L = 30$ pF using driver type B for SDR50
t_{ODLY}	-	14.0	ns	$t_{CLK} \geq 20$ ns $C_L = 40$ pF using for SR12, SDR25
t_{OH}	1.5	-	ns	Hold time at the t_{ODLY} (min) $C_L = 15$ pF


Card output timing (SDR Modes 100MHz to 208MHz)




Symbol	Minimum	Maximum	Unit	Comments
t_{OP}	0	2	UI	Card output phase
Δt_{OP}	-350	+1550	ps	Delay variation due to temp. change after tuning
Δt_{ODW}	0.60	-	UI	$t_{ODW} = 2.88$ ns @ 208MHz

- $\Delta t_{OP} = +1550$ ps for junction temperature of $\Delta t_{OP} = 90$ degrees during operation
- $\Delta t_{OP} = -350$ ps for junction temperature of $\Delta t_{OP} = -20$ degrees during operation
- $\Delta t_{OP} = +2600$ ps for junction temperature of $\Delta t_{OP} = -20$ to $+125$ degrees during operation

Δt_{OP} Consideration for Variable Data Window (SDR 104 Mode)




4.5 SDIO Bus Timing Specifications in DDR50 Mode



Parameter	Symbol	Minimum	Maximum	Unit	Comments
-	t_{CLK}	20	-	ns	DDR50 mode
-	t_{CR}, t_{CF}	-	$0.2 \times t_{CLK}$	ns	$t_{CR}, t_{CF} < 4.00 \text{ ns(max)} @ 50\text{MHz}$ $C_{CARD} = 10 \text{ pF}$
Clock duty	-	45	55	%	-

Data Timing




Parameter	Symbol	Minimum	Maximum	Unit	Comments
Input CMD					
Input setup time	t_{ISU}	6	-	ns	$C_{CARD} < 10 \text{ pF}$ (1 Card)
Input hold time	t_{IH}	0.8	-	ns	$C_{CARD} < 10 \text{ pF}$ (1 Card)
Output CMD					
Output delay time	t_{ODLY}	-	13.7	ns	$C_{CARD} < 30 \text{ pF}$ (1 Card)
Output hold time	t_{OH}	1.5	-	ns	$C_{CARD} < 15 \text{ pF}$ (1 Card)
Input DAT					
Input setup time	t_{ISU2x}	3	-	ns	$C_{CARD} < 10 \text{ pF}$ (1 Card)
Input hold time	t_{IH2x}	0.8	-	ns	$C_{CARD} < 10 \text{ pF}$ (1 Card)
Output DAT					
Output delay time	t_{ODLY2x}	-	7.5	ns	$C_{CARD} < 25 \text{ pF}$ (1 Card)
Output hold time	t_{ODLY2x}	1.5	-	ns	$C_{CARD} < 15 \text{ pF}$ (1 Card)

4.6 PCM Interface Description

The PCM Interface on the BCM43456 can connect to linear PCM Codec devices in master or slave mode. In master mode, the BCM43456 generates the PCM_CLK and PCM_SYNC signals, and in slave mode, these signals are provided by another master on the PCM interface and are inputs to the BCM43456. The configuration of the PCM interface may be adjusted by the host through the use of vendor-specific HCI commands.

Short Frame Sync, Master Modem

PCM Timing Diagram (Short Frame Sync, Master Mode)




PCM Interface Timing Specifications (Short Frame Sync, Master Mode)

Peference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency		-	12	MHz
2	PCM bit clock low	41	-	-	ns
3	PCM bit clock high	41	-	-	ns
4	PCM_SYNC delay	0	-	25	ns
5	PCM_OUT delay	0	-	25	ns
6	PCM_IN setup	8	-	-	ns
7	PCM_IN hold	8	-	-	ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns

Short Frame Sync, Slave Mode

PCM Timing Diagram (Short Frame Sync, Slave Mode)




PCM Interface Timing Specifications (Short Frame Sync, Slave Mode)

Peferance	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency		-	12	MHz
2	PCM bit clock low	41	-	-	ns
3	PCM bit clock high	41	-	-	ns
4	PCM_SYNC setup	8	-	-	ns
5	PCM_SYNC hold	8	-	-	ns
6	PCM_OUT delay	0	-	25	ns
7	PCM_IN setup	8	-	-	ns
8	PCM_IN hold	8	-	-	ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	

Long Frame Sync, Master Mode

PCM Timing Diagram (Long Frame Sync, Master Mode)




PCM Interface Timing Specifications (Long Frame Sync, Master Mode)

Peferance	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency		-	12	MHz
2	PCM bit clock low	41	-	-	ns
3	PCM bit clock high	41	-	-	ns
4	PCM_SYNC delay	0	-	25	ns
5	PCM_OUT delay	0	-	25	ns
6	PCM_IN setup	8	-	-	ns
7	PCM_IN hold	8	-	-	ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns

Long Frame Sync, Slave Mode

PCM Timing Diagram (Long Frame Sync, Slave Mode)




PCM Interface Timing Specifications (Long Frame Sync, Slave Mode)

Peferance	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency		-	12	MHz
2	PCM bit clock low	41	-	-	ns
3	PCM bit clock high	41	-	-	ns
4	PCM_SYNC setup	8	-	-	ns
5	PCM_SYNC hold	8	-	-	ns
6	PCM_OUT delay	0	-	25	ns
7	PCM_IN setup	8	-	-	ns
8	PCM_IN hold	8	-	-	ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	

Short Frame Sync, Burst Mode

PCM Burst Mode Timing (Receive Only, Short Frame Sync)




PCM Burst Mode (Receive Only, Short Frame Sync)

Reference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency		-	24	MHz
2	PCM bit clock low	20.8	-	-	ns
3	PCM bit clock high	20.8	-	-	ns
4	PCM_SYNC setup	8	-	-	ns
5	PCM_SYNC hold	8	-	-	ns
6	PCM_IN setup	8	-	-	ns
7	PCM_IN hold	8	-	-	ns

Long Frame Sync, Burst Mode

PCM Burst Mode Timing (Receive Only, Long Frame Sync)



PCM Burst Mode (Receive Only, Long Frame Sync)

Peference	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency		-	24	MHz
2	PCM bit clock low	20.8	-	-	ns
3	PCM bit clock high	20.8	-	-	ns
4	PCM_SYNC setup	8	-	-	ns
5	PCM_SYNC hold	8	-	-	ns
6	PCM_IN setup	8	-	-	ns
7	PCM_IN hold	8	-	-	ns

4.7 UART Interface Description

The UART is a standard 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 9600 bps to 4.0 Mbps. The interface features an automatic baud rate detection capability that returns a baud rate selection. Alternatively, the baud rate may be selected through a vendor-specific UART HCI command.

UART has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support EDR. Access to the FIFOs is conducted through the AHB interface through either DMA or the CPU. The UART supports the Bluetooth 5.0 UART HCI specification: H4, a custom Extended H4, and H5. The default baud rate is 115.2 Kbaud.

The UART supports the 3-wire H5 UART transport, as described in the Bluetooth specification (Three-wire UART Transport Layer). Compared to H4, the H5 UART transport reduces the number of signal lines required by eliminating the CTS and RTS signals.


The BCM43456 UART can perform XON/XOFF flow control and includes hardware support for the Serial Line Input Protocol (SLIP). It can also perform wake-on activity. For example, activity on the RX or CTS inputs can wake the chip from a sleep state.

Normally, the UART baud rate is set by a configuration record downloaded after device reset, or by automatic baud rate detection, and the host does not need to adjust the baud rate. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command that allows the host to adjust the contents of the baud rate registers. The BCM43456 UARTs operate correctly with the host UART as long as the combined baud rate error of the two devices is within $\pm 2\%$.

Example of Common Baud Rates

Desired Rate	Actual Rate	Error(%)
4000000	4000000	0.00
3692000	3692308	0.01
3000000	3000000	0.00
2000000	2000000	0.00
1500000	1500000	0.00
1444444	1454544	0.70
921600	923077	0.16
460800	461538	0.16
230400	230796	0.17
115200	115385	0.16
57600	57692	0.16
38400	38400	0.00
28800	28846	0.16
19200	19200	0.00
14400	14423	0.16
9600	9600	0.00

UART Timing



UART Timing Specifications

Pef	Characteristics	Min.	Typ.	Max.	Unit
1	Delay time, BT_UART_CTS_N low BT_UART_TXD valid	-	-	1.5	Bit periods
2	Setup time, BT_UART_CTS_N high before midpoint stop bit	-	-	0.5	Bit periods
3	Delay time, midpoint of stop bit BT_UART_RTS_N high	-	-	0.5	Bit periods

5. Power Consumption


■ 2.4GHz:

Test Mode	DUT Status	Supply Voltage (VBAT 3.3V)	Supply Voltage (VDDIO 3.3V)
802.11b 11Mbps	Continue TX	357mA	0.59mA
	Continue RX	55.7mA	0.74mA
802.11g 54Mbps	Continue TX	328mA	0.59mA
	Continue RX	55.7mA	0.74mA
802.11n MCS7	Continue TX HT20	312mA	0.60mA
	Continue RX HT20	55.7mA	0.74mA

■ 5GHz:

Test Mode	DUT Status	Supply Voltage (VBAT 3.3V)	Supply Voltage (VDDIO 3.3V)
802.11a 54Mbps	Continue TX	237mA	0.64mA
	Continue RX	70.8mA	0.75mA
802.11n MCS7	Continue TX HT20	233mA	0.65mA
	Continue RX HT20	70.8mA	0.75mA
	Continue TX HT40	176mA	0.68mA
	Continue RX HT40	79.8mA	0.76mA
802.11ac MCS8	Continue TX HT20	228mA	0.68mA
	Continue RX HT20	70.7mA	0.76mA
	Continue TX HT40	232mA	0.67mA
	Continue RX HT40	79.7mA	0.76mA
	Continue TX HT80	240mA	0.66mA
	Continue RX HT80	104mA	0.75mA
802.11ac MCS9	Continue TX HT40	169mA	0.69mA
	Continue RX HT40	79.6mA	0.76mA
	Continue TX HT80	189mA	0.69mA
	Continue RX HT80	103mA	0.75mA


6. Block Diagram



7. Pin Definition

7.1 Pin Outline

<TOP VIEW>




7.2 Pin Table

NO	Name	Type	Description
1	GND	—	Ground connections
2	WL_BT_ANT	I/O	RF I/O port
3	GND	—	Ground connections
4	NC	—	Floating (Don't connected to ground)
5	NC	—	Floating (Don't connected to ground)
6	BT_WAKE	I	HOST wake-up Bluetooth device
7	BT_HOST_WAKE	O	Bluetooth device to wake-up HOST
8	NC	—	Floating (Don't connected to ground)
9	VBAT	P	Main power voltage source input
10	XTAL_IN	I	Crystal input
11	XTAL_OU	O	Crystal output
12	WL_REG	I	Power up/down
13	WL_HOS	O	WLAN to wake-up
14	SDIO_DA	I/	SDIO data line 2
15	SDIO_DA	I/	SDIO data line 3
16	SDIO_DA	I/	SDIO command
17	SDIO_DA	I/	SDIO clock line
18	SDIO_DA	I/	SDIO data line 0
19	SDIO_DA	I/	SDIO data line 1
20	GND	—	Ground
21	VIN_LDO	P	Internal Buck
22	VDDIO	P	I/O Voltage supply
23	VIN_LDO	P	Internal Buck
24	LPO	I	External Low
25	PCM_OU	O	PCM Data output
26	PCM_CLK	I/	PCM clock
27	PCM_IN	I	PCM data input
28	PCM_SY	I/	PCM sync signal
29			SDIO mode
30	NC	—	Floating (Don't
31	GND	—	Ground
32	NC	—	Floating (Don't
33	GND	—	Ground


34	BT_REG_	I	Power up/down
35	NC	—	Floating (Don't
36	GND	—	Ground
37	GPIO_6	I/	GPIO
38	GPIO_3	I/	GPIO
39	GPIO_5	I/	GPIO
40	GPIO_2	I/	GPIO
41	UART_RT	O	Bluetooth UART
42	UART_TX	O	Bluetooth UART
43	UART_RX	I	Bluetooth UART
44	UART_CT	I	Bluetooth UART
45	TP1(NC)	—	Floating (Don't
46	TP2(NC)	—	Floating (Don't
47	TP3(NC)	—	Floating (Don't

8. Mechanical Specification

8.1 Module Dimension




8.2 PCB Footprint



- Solder paste layer design is generally the same as recommended footprint.
(錫膏層設計通常建議和焊墊尺寸相同)
- If soldering quality with good wetting on upright side is essential for PQC, how to optimize the aperture design in the stencil to adjust the amount of solder paste would be crucial.
In addition, a kind of stencil design with stepped thickness in partial area would be considered if the thickness of stencil is about 0.1mm or thinner. Please optimize the stencil design by manufacture engineer or contact SparkLAN FAE for assistance.

(如果模組吃錫品質考量側面爬錫，如何優化鋼網開孔設計以調整適當的錫膏量是非常重要的。尤其鋼網的厚度大約是 0.1mm或更薄時，可考慮局部加厚鋼網的設計。請諮詢製程工程師以優化鋼網的設計,或是聯絡速連通訊技術支持團隊)。



9. External Clock Reference

External LPO signal characteristics

Parameter	Specification	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	+/-30	ppm
Duty cycle	30 - 70	%
Input signal amplitude	1600 to 3300	mV, p-p
Signal type	Square-wave or sine-wave	-
Input impedance	>100k <5	Ω pF
Clock jitter (integrated over 300Hz – 15KHz)	<1	Hz
Output high voltage	0.7V _{io} - V _{io}	V

Input signal amplitude follow VDDIO (1.8V or 3.3V)

9.1 SDIO Interface Description


The module supports SDIO version 3.0 for all 1.8V 4-bit UHSI speeds: SDR50(100 Mbps), SDR104(208MHz) and DDR50(50MHz, dual rates) in addition to the 3.3V default speed(25MHz) and high speed (50 MHz). It has the ability to stop the SDIO clock and map the interrupt signal into a GPIO pin. This 'out-of-band' interrupt signal notifies the host when the WLAN device wants to turn on the SDIO interface. The ability to force the control of the gated clocks from within the WLAN chip is also provided.

- Function 0 Standard SDIO function (Max Block Size / Byte Count = 32B)
- Function 1 Backplane Function to access the internal System On Chip (SOC) address space (Max Block Size / Byte Count = 64B)
- Function 2 WLAN Function for efficient WLAN packet transfer through DMA (Max Block Size/Byte Count=512B)

SDIO Pin Description



SD 4-Bit Mode	
DATA0	Data Line 0
DATA1	Data Line 1 or Interrupt
DATA2	Data Line 2 or Read Wait
DATA3	Data Line 3
CLK	Clock
CMD	Command Line

10. Recommended Reflow Profile







- Referred to IPC/JEDEC standard
- Peak Temperature : <260°C
- Cycle of Reflow: 2 times max.
- Adding Nitrogen (N₂) to implement 2000ppm or less of oxygen concentration during reflow process is recommended.
- If the shelf time is exceeded, be sure baking step to remove the moisture from the component.


11. Package Information



W	24.00±0.30
A0	12.30±0.10
B0	12.30±0.10
K0	1.8±0.10
E	1.75±0.10
F	11.50±0.10
P0	4.00±0.10
P1	16.00±0.10
P2	2.00±0.10
D0	1.50 ^{+0.10} _{-0.00}
D1	ϕ 1.50MIN

- 10 sprocket hole pitch cumulative tolerance ±0.20.
- Carrier camber is within 1 mm in 250 mm.
- Material: Black Conductive Polystyrene Alloy.
- All dimensions meet EIA-481-D requirements.
- Thickness: 0.30±0.05mm.
- Component load per 13" reel : 1500 PCS





Note: 1 tape reel = 1 box = 1,500pcs
1 Carton = 5 box = 7,500pcs

12. Ordering Information

Product Name	Part Number	Description
AP6256	R9701820001	11ac/a/b/g/n 1T1R WiFi + BT5.0 Combo Sip Module