Product Details

The 74HC137 is a high-speed Si-gate CMOS device and is pin compatible with low powerSchottky TTL (LSTTL). The 74HC137 is specified in compliance with JEDECstandard no. 7A.

The 74HC137 is a 3-to-8 line decoder, demultiplexer with latches at the three addressinputs (An). The 74HC137 essentially combines the 3-to-8 decoder function with a 3-bitstorage latch. When the latch is enabled (LE = LOW), the 74HC137 acts as a 3-to-8 activeLOW decoder. When the latch enable (LE) goes from LOW-to-HIGH, the last data presentat the inputs before this transition, is stored in the latches. Further address changes areignored as long asLE remains HIGH.

The output enable input (E1 and E2) controls the state of the outputs independent of theaddress inputs or latch operation. All outputs are HIGH unlessE1 is LOW and E2 is HIGH.

The 74HC137 is ideally suited for implementing non-overlapping decoders in 3-statesystems and strobed (stored address) applications in bus oriented systems.

Product Features

• Combines 3-to-8 decoder with 3-bit latch

• Multiple input enable for easy expansion or independent controls

• Active LOW mutually exclusive outputs

• Low-power dissipation

• Complies with JEDEC standard no. 7A

• ESD protection:

• HBM EIA/JESD22-A114-B exceeds 2000 V

• MM EIA/JESD22-A115-A exceeds 200 V.

• Multiple package options

• Specified from−40°Cto+80°C and from−40°C to +125°C.

Specifications

Actual product photos

Payment&Transportation

Official Certificate&Certificate

Multiple product supply

Company office environment

Warehouse Real Shot

Standard packaging

We also provide ：