Product Introduction

The PGS152 family is an IO-Type, fully static, MTP-based CMOS 8-bit microcontroller. It employs RISC architecture and all the instructions are executed in one cycle except that some instructions are two cycles that handle indirect memory access.

1.5KW bits MTP program memory, 128 bytes EEPROM and 128 bytes data SRAM are inside, one hardware comparator is built inside the chip to compare signal between two pin or with either internal reference voltage VinternalR or internal bandgap reference voltage. PGS152 also provides three hardware timers: one 16-bit timer, one 8-bit timer with PWM generation, and one new triple 11-bit timer with SuLED PWM generation (LPWMG0, LPWMG1 & LPWMG2) are included.

   Product Features

1.1. Special Features

 General purpose series

 Not supposed to use in AC RC step-down powered or high EFT requirement applications.

PADAUK assumes no liability if such kind of applications can not pass the safety regulation tests.

 Operating temperature range: -40°C ~ 85°C

1.2. System Features

 1.5KW MTP program memory

 128 Bytes data SRAM

 128 Bytes EEPROM

 One hardware 16-bit timer

 One hardware 8-bit timers with 6/7/8-bit PWM generation

 One set triple 11bit SuLED (Super LED) PWM generators and timers

 One hardware comparator

 8 IO pins with optional pull-high / pull-low resistor

 Every IO pin can be configured to enable wake-up function

 Two different IO Driving capability group to meet different application requirements 

Every IO Drive/ Sink Current= 40mA/50mA (Strong) and 5mA/10mA (Normal)

 Clock sources: IHRC, ILRC & EOSC(XTAL mode)

 Built-in crystal oscillator capacitance, Disable / 7pF/ 9.5pF / 12.5pF are available

 For every wake-up enabled IO, two optional wake-up speed are supported: normal and fast

 Eight levels of LVR: 4.0V, 3.5V, 3.0V, 2.7V, 2.5V, 2.2V, 2.0V and 1.8V

 Two selectable external interrupt pins by code option

 Bandgap circuit to provide 1.20V reference voltage

1.3. CPU Features

 One processing unit operating mode

 88 powerful instructions

 Most instructions are 1T execution cycle

 Programmable stack pointer to provide adjustable stack level

 Direct and indirect addressing modes for data access. Data memories are available for use as an index pointer of Indirect addressing mode

 IO space and memory space are independent

    Specifications

    Actual product photos

    Payment&Transportation

    Official Certificate&Certificate

    Multiple product supply

    Company office environment

    Warehouse Real Shot

    Standard packaging

    We also provide ：