Product Descriptions

■ Pin/Code Compatible with all 80960Jx  Processors 

■ High-Performance Embedded Architecture 

— One Instruction/Clock Execution

— Core Clock Rate is 2x the Bus Clock 

— Load/Store Programming Model 

— Sixteen 32-Bit Global Registers 

— Sixteen 32-Bit Local Registers (8 sets) 

— Nine Addressing Modes 

— User/Supervisor Protection Model 

■ Two-Way Set Associative Instruction Cache 

— 80960JD - 4 Kbyte 

— Programmable Cache Locking  Mechanism 

■ Direct Mapped Data Cache 

— 80960JD - 2 Kbyte 

— Write Through Operation

■ On-Chip Stack Frame Cache 

— Seven Register Sets Can Be Saved

— Automatic Allocation on Call/Return

— 0-7 Frames Reserved for High-Priority  Interrupts 

■ On-Chip Data RAM 

— 1 Kbyte Critical Variable Storage 

— Single-Cycle Access 

■ 3.3 V Supply Voltage 

— 5 V Tolerant Inputs

— TTL Compatible Outputs 

■ High Bandwidth Burst Bus 

— 32-Bit Multiplexed Address/Data 

— Programmable Memory Configuration 

— Selectable 8-, 16-, 32-Bit Bus Widths

— Supports Unaligned Accesses 

— Big or Little Endian Byte Ordering 

■ High-Speed Interrupt Controller 

— 31 Programmable Priorities

— Eight Maskable Pins plus NMI 

— Up to 240 Vectors in Expanded Mode 

■ Two On-Chip Timers 

— Independent 32-Bit Counting 

 — Clock Prescaling by 1, 2, 4 or 8 

— lnternal Interrupt Sources 

■ Halt Mode for Low Power 

■ IEEE 1149.1 (JTAG) Boundary Scan  Compatibility 

■ Packages — 132-Lead Pin Grid Array (PGA) — 132-Lead Plastic Quad Flat Pack (PQFP)

Actual product photos

Product Data Manual：

For more product information, please download the PDF

Payment&Transportation

Official Certificate&Certificate

Multiple product supply

Company office environment

Warehouse Real Shot

Standard packaging

We also provide ：