Product Descriptions

The CycloneTM field programmable gate array family is based on a 1.5-V,  0.13-µm, all-layer copper SRAM process, with densities up to 20,060 logic  elements (LEs) and up to 288 Kbits of RAM. With features like phaselocked loops (PLLs) for clocking and a dedicated double data rate (DDR)  interface to meet DDR SDRAM and fast cycle RAM (FCRAM) memory  requirements, Cyclone devices are a cost-effective solution for data-path  applications. Cyclone devices support various I/O standards, including  LVDS at data rates up to 311 megabits per second (Mbps) and 66-MHz,  32-bit peripheral component interconnect (PCI), for interfacing with and  supporting ASSP and ASIC devices. Altera also offers new low-cost serial  configuration devices to configure Cyclone devices.

■ 2,910 to 20,060 LEs, see Table 1 

■ Up to 294,912 RAM bits (36,864 bytes)

■ Supports configuration through low-cost serial configuration device 

■ Support for LVTTL, LVCMOS, SSTL-2, and SSTL-3 I/O standards 

■ Support for 66-MHz, 32-bit PCI standard 

■ Low speed (311 Mbps) LVDS I/O support

■ Up to two PLLs per device provide clock multiplication and phase  shifting

■ Up to eight global clock lines with six clock resources available per  logic array block (LAB) row

■ Support for external memory, including DDR SDRAM (133 MHz),  FCRAM, and single data rate (SDR) SDRAM 

■ Support for multiple intellectual property (IP) cores, including  Altera MegaCore functions and Altera Megafunctions Partners  Program (AMPPSM) megafunctions

Actual product photos

Product Data Manual：

For more product information, please download the PDF

Payment&Transportation

Official Certificate&Certificate

Multiple product supply

Company office environment

Warehouse Real Shot

Standard packaging

We also provide ：