Product Features

• High-performance static CMOS technology

– Up to 150 MHz (6.67-ns cycle time)

– 1.9-V/1.8-V core, 3.3-V I/O design

• High-performance 32-bit CPU (TMS320C28x)

– IEEE 754 single-precision Floating-Point Unit(FPU) (F2833x only)

– 16 × 16 and 32 × 32 MAC operations

– 16 × 16 dual MAC

– Harvard bus architecture

– Fast interrupt response and processing

– Unified memory programming model

– Code-efficient (in C/C++ and Assembly)

• Six-channel DMA controller (for ADC, McBSP,ePWM, XINTF, and SARAM)

• 16-bit or 32-bit External Interface (XINTF)

– More than 2M × 16 address reach

• On-chip memory

– F28335, F28333, F28235:

256K × 16 flash, 34K × 16 SARAM

– F28334, F28234:

128K × 16 flash, 34K × 16 SARAM

– F28332, F28232:

64K × 16 flash, 26K × 16 SARAM

– 1K × 16 OTP ROM

• Boot ROM (8K × 16)

– With software boot modes (through SCI, SPI,CAN, I2C, McBSP, XINTF, and parallel I/O)

– Standard math tables

• Clock and system control

– On-chip oscillator

– Watchdog timer module

• GPIO0 to GPIO63 pins can be connected to one of the eight external core interrupts

• Peripheral Interrupt Expansion (PIE) block that supports all 58 peripheral interrupts

• 128-bit security key/lock

– Protects flash/OTP/RAM blocks

– Prevents firmware reverse-engineering

• Enhanced control peripherals

– Up to 18 PWM outputs

– Up to 6 HRPWM outputs with 150-ps MEP resolution

– Up to 6 event capture inputs

– Up to 2 Quadrature Encoder interfaces

– Up to 8 32-bit timers (6 for eCAPs and 2 for eQEPs)

– Up to 9 16-bit timers (6 for ePWMs and 3 XINTCTRs)

Specifications

Actual product photos

Payment&Transportation

Official Certificate&Certificate

Multiple product supply

Company office environment

Warehouse Real Shot

Standard packaging

    We also provide ：