Hi,welcome
86-755-88844016 6*12 hours online call
What does packaging material mean? Integrated circuit chip packaging process
2022-07-11

Packaging materials refer to glass, ceramics, silicon, RTV, nickel, gold, aluminum, etc. used in the manufacture of sensors. Electronic packaging materials refer to the electronic packaging materials used to carry electronic components and their interconnection, provide mechanical support, seal environmental protection, and disperse It is a matrix material with good electrical insulation and is the sealing body of an integrated circuit. The chip is the core of many electronic devices. In order to improve your understanding of the chip, this article will introduce the integrated circuit chip packaging process. In order to help you understand more deeply, the following contents are arranged for your reference.

A chip is an integrated circuit composed of a large number of transistors. Different chips have different integration scales, ranging from hundreds of millions to hundreds of millions; from tens to hundreds of transistors. A transistor has two states: on and off, denoted by 1.0. Multiple 1s and 0s generated by multiple transistors are set to specific functions (i.e. instructions and data) to represent or process letters, numbers, colors and graphics. After the chip is powered on, a startup command is first generated to start the chip, and then new commands and data are continuously accepted to complete the function.

What does packaging material mean? Integrated circuit chip packaging process

Overview of Integrated Circuit Chip Packaging

Packaging concept:

1. Narrow sense: using membrane technology and micromachining technology to arrange elements such as chips on a frame or substrate. Paste and fix the connection, lead out the terminal, and seal and fix it through a plastic insulating medium to form an overall three-dimensional structure.

2. In a broad sense: the package body and the substrate are connected and fixed, and assembled into a complete system or electronic equipment to ensure the comprehensive performance of the entire system.

The function of the chip package:

1. Transmission function; 2. Transmission circuit signal; 3. Provide heat dissipation; 4. Structural protection and support.

Packaging engineering technology level:

Packaging engineering starts with the pasting, fixing, interconnection, packaging, sealing protection, connection with circuit boards, system combination of integrated circuit chips until the final product is completed.

The first layer: also known as chip layer packaging, refers to the pasting and fixing between the integrated circuit chip and the packaging substrate or lead frame. The circuit connection and packaging protection process make it a modular (component) assembly that is easy to pick and place for transportation and can be connected to the next level of assembly.

Second Layer: The process of combining several first-layer completed packages with other electronic components to form a circuit card.

Layer 3: Combining several of the packaged assembled circuit cards completed on the second layer into a component or subsystem on the main circuit board.

Fourth layer: The process of assembling several subsystems into a complete electronic product.

The connection process between integrated circuit components on a chip is also called zero-level packaging, so packaging engineering can also be divided into five levels.

Packaging classification:

1. According to the packaging quantity of IC chips: single-chip packaging (scp) and multi-chip packaging (MCP);

2. According to the sealing material: polymer material (plastic) and ceramic;

3. According to the interconnection between the device and the circuit board: pin insertion type (PTH) and surface mount type (SMT) 4. According to the pin distribution form: single-sided pins, double-sided pins, four-sided pins and bottom pin;

SMT devices have L-type.J-type.I-type metal pins.

SIP: Single-Line Package SQP: Small Package MCP: Metal Can Package DIP: Dual-Line Package CSP: Chip Size Package QFP: Quad Flat Package PGA: Dot Matrix Package BGA: Ball Grid Array Package LCC: Leadless Ceramic Chip Carrier.


Prev:Internal structure and functional use of precision potentiometer

Next:What are the wiring methods of the capacitor bank? A few details to pay attention to

Hot news
AUO
TFT-LCD modules, TFT-LCD panels, energy storage/management systems, touch solutions, etc.
The working principle and classification of electromagnetic voltage transformers
Electromagnetic voltage transformers are commonly used in power systems to measure voltage on high-voltage transmission lines. They can also be used to monitor the voltage waveform and amplitude in the power system, in order to timely detect faults and problems in the power system. In this article, we will provide a detailed introduction to the working principle and classification of electromagnetic voltage transformers.
Differences between thermal relays and thermal overload relays
Thermal relays and thermal overload relays are common electrical protection devices, but their working principles and protection objects are different. In this article, we will provide a detailed introduction to the differences between thermal relays and thermal overload relays.
Types and Packaging of Tantalum Capacitors
Tantalum capacitors are electronic components that use tantalum metal as the electrode material. They are usually divided into two types: polarized and unpolarized, and come in various packaging forms. In this article, we will discuss in detail the types and packaging of tantalum capacitors.
The difference between thermal relays and fuses
Thermal relays and fuses are common electrical components that play a protective role in circuits. Although they can both interrupt the circuit, there are some differences between them. In this article, we will provide a detailed introduction to the differences between thermal relays and fuses.
FT2232 Development Board
A development board designed with FT2232 chip, which fully leads out the IO port, can be used to design an interface expansion board based on this.
AI high-performance computing - integrated storage and computing
Integrated storage and computing or in memory computing is the complete integration of storage and computing, directly utilizing memory for data processing or computation. Under the traditional von Neumann architecture, data storage and computation are separated. Due to the increasing performance gap between storage and computation, the speed at which the processor accesses stored data is much lower than the processor's computation speed. The energy consumption of data transportation between memory and main memory is also much higher than the energy consumed by the processor's computation.
AI High Performance Computing - Google TPU
Since Google launched the first generation self-developed artificial intelligence chip Tensor Processing Unit (TPU) in 2016, it has been upgraded to the fourth generation TPU v4 after several years of development (as of the end of 2022). The TPU architecture design also achieves efficient computation of network layers such as deep learning convolutional layer and fully connected layer by efficiently parallelizing a large number of multiplication and accumulation operations.
AI High Performance Computing - Cambrian NPU
The Cambrian period was one of the earliest AI chip companies in China to study. The design of their AI chip NPU (Neural Network Processing Unit) originated from a series of early AI chip architecture studies, mainly including DianNao, DaDianNao, PuDianNao, ShiDianNao, Cambricon-X, and other research achievements.
AI High Performance Computing - AI Chip Design
The simplest and most direct design approach for AI chips is to directly map neurons to hardware chips, as shown in the figure. The Full Hardware Implementation scheme maps each neuron to a logical computing unit and each synapse to a data storage unit. This architecture design can achieve a high-performance and low-power AI chip, such as an Intel ETANN chip. In the full hardware implementation scheme, the output data of the previous layer is multiplied by the weight, and the results of the multiplication are then added up, and then output to the next layer for calculation through an activation function. This architecture design tightly couples computing and storage, allowing the chip to avoid large-scale data access while performing high-speed computing, improving overall computing performance while also reducing power consumption.
User Info：
Phone number
+86
  • +86
  • +886
  • +852
Company Name
Email
Product model
Quantity
Comment message